



# Allwinner A33

## User Manual

*Quad-Core Mobile Application Processor*

Version : 1.1

Release data : Sep 22, 2014

Confidential | a

The information furnished by Allwinner is believed to be accurate and reliable. Allwinner reserves the right to make changes in circuit design and/or specifications at any time without notice. Allwinner does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This documentation neither states nor implies warranty of any kind, including fitness for any particular application.

Third party licenses may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licenses. Allwinner shall not be liable for any license fee or royalty due in respect of any required third party license. Allwinner shall have no warranty, indemnity or other obligations with respect to matters covered under any required third party license.

## Revision History

| Revision | Date               | Description  |
|----------|--------------------|--|
| 0.1      | April 04, 2014     | Draft version  |
| 0.2      | May 05, 2014       | 1.correct value of AC_ADC_DAPLLAC for Audio Codec<br>2.Correct value of PE GPIO for Port Controller<br>3.Change MDFS to Memory Dynamic Frequency Scale |
| 1.0      | May 25, 2014       | Release version  |
| 1.1      | September 22, 2014 | Modify GPIO Controller Register Description  |

## Table of Contents

|  |           |
|--|-----------|
| <b>CHAPTER 1 ABOUT THIS DOCUMENT .....</b>   | <b>9</b>  |
| <b>CHAPTER 2 PLATFORM INTRODUCTION .....</b> | <b>10</b> |
| 2.1 Overview.....                            | 11        |
| 2.2 System Features.....                     | 12        |
| 2.2.1 ARM CPU Architecture .....             | 12        |
| 2.2.2 Mali400MP2 GPU .....                   | 13        |
| 2.2.3 Memory Subsystem.....                  | 14        |
| 2.2.4 System Peripheral .....                | 15        |
| 2.2.5 Security System .....                  | 17        |
| 2.2.6 Display Subsystem .....                | 18        |
| 2.2.7 Video Engine .....                     | 19        |
| 2.2.8 Video Input .....                      | 20        |
| 2.2.9 Audio Subsystem.....                   | 21        |
| 2.2.10 External Peripherals .....            | 22        |
| 2.2.11 Power Management .....                | 24        |
| 2.2.12 Package.....                          | 25        |
| 2.3 Block Diagram.....                       | 26        |
| <b>CHAPTER 3 SYSTEM.....</b>                 | <b>27</b> |
| 3.1 Memory Map.....                          | 28        |
| 3.2 Boot System.....                         | 30        |
| 3.2.1 Overview .....                         | 30        |
| 3.2.2 Boot Diagram.....                      | 31        |
| 3.3 CCU .....                                | 32        |
| 3.3.1 Overview .....                         | 32        |
| 3.3.2 Features .....                         | 32        |
| 3.3.3 Functionalities Description.....       | 33        |
| 3.3.4 Register List.....                     | 34        |
| 3.3.5 Register Description.....              | 37        |
| 3.4 CPU .....                                | 90        |
| 3.4.1 Overview .....                         | 90        |
| 3.4.2 CPUCFG Register List .....             | 91        |
| 3.4.3 CPUCFG Register Description .....      | 92        |
| 3.5 Timer .....                              | 100       |
| 3.5.1 Overview .....                         | 100       |
| 3.5.2 Block Diagram.....                     | 101       |
| 3.5.3 Timer Register List .....              | 102       |
| 3.5.4 Timer Programmable Register.....       | 103       |

|  |     |
|--|-----|
| 3.6 PWM .....  | 111 |
| 3.6.1 Overview .....                                 | 111 |
| 3.6.2 Block Diagram.....                             | 112 |
| 3.6.3 PWM Register List.....                         | 113 |
| 3.6.4 PWM Register Description .....                 | 114 |
| 3.7 High Speed Timer .....                           | 118 |
| 3.7.1 Overview .....                                 | 118 |
| 3.7.2 High Speed Timer Register List .....           | 119 |
| 3.7.3 High Speed Timer Register Description.....     | 120 |
| 3.8 DMA.....   | 123 |
| 3.8.1 Overview .....                                 | 123 |
| 3.8.2 Block Diagram.....                             | 124 |
| 3.8.3 DRQ Type and Port Corresponding Relation ..... | 125 |
| 3.8.4 DMA Description.....                           | 126 |
| 3.8.5 DMA Register List.....                         | 127 |
| 3.8.6 DMA Register Description .....                 | 128 |
| 3.9 GIC .....  | 137 |
| 3.9.1 Interrupt Source .....                         | 138 |
| 3.10 RTC.....  | 142 |
| 3.10.1 Overview .....                                | 142 |
| 3.10.2 RTC Register List.....                        | 143 |
| 3.10.3 RTC Register Description .....                | 144 |
| 3.11 R_Timer .....                                   | 154 |
| 3.11.1 Overview .....                                | 154 |
| 3.12 R_INTC.....                                     | 155 |
| 3.12.1 Overview .....                                | 155 |
| 3.13 R_PWM.....                                      | 156 |
| 3.13.1 Overview .....                                | 156 |
| 3.14 R_Watchdog .....                                | 157 |
| 3.14.1 Overview .....                                | 157 |
| 3.15 System Control .....                            | 158 |
| 3.15.1 Overview .....                                | 158 |
| 3.15.2 System Control Register List.....             | 159 |
| 3.15.3 System Control Register Description .....     | 160 |
| 3.16 Audio CODEC .....                               | 161 |
| 3.16.1 Overview .....                                | 161 |
| 3.16.2 Signal Description .....                      | 162 |
| 3.16.3 Block Diagram.....                            | 163 |
| 3.16.4 Audio Codec Register List .....               | 164 |
| 3.16.5 Audio Codec Register Description .....        | 167 |
| 3.17 KEYADC .....                                    | 230 |
| 3.17.1 Overview .....                                | 230 |
| 3.17.2 Principles of Operation.....                  | 231 |

|  |            |
|--|------------|
| 3.17.3 <i>KEYADC Register List</i> .....                           | 232        |
| 3.17.4 <i>KEYADC Register Description</i> .....                    | 233        |
| 3.18 Thermal Sensor Controller .....                               | 237        |
| 3.18.1 <i>Overview</i> .....                                       | 237        |
| 3.18.2 <i>Clock Tree and ADC Conversion Time</i> .....             | 238        |
| 3.18.3 <i>Thermal Measurement</i> .....                            | 239        |
| 3.18.4 <i>Thermal Sensor Controller Register List</i> .....        | 240        |
| 3.18.5 <i>Thermal Sensor Controller Register Description</i> ..... | 241        |
| 3.19 Security System .....   | 243        |
| 3.19.1 <i>Security System Description</i> .....                    | 243        |
| 3.19.2 <i>Security System Register List</i> .....                  | 244        |
| 3.19.3 <i>Security System Register Description</i> .....           | 245        |
| 3.20 Port Controller.....  | 250        |
| 3.20.1 <i>Port Description</i> .....                               | 250        |
| 3.20.2 <i>Port Register List</i> .....                             | 251        |
| 3.20.3 <i>Port Register Description</i> .....                      | 252        |
| <b>CHAPTER 4     MEMORY .....</b>                                  | <b>282</b> |
| 4.1 SDRAM Controller.....  | 283        |
| 4.1.1 <i>Overview</i> .....  | 283        |
| 4.2 NAND Flash Controller.....                                     | 284        |
| 4.2.1 <i>Overview</i> .....  | 284        |
| 4.2.2 <i>Block Diagram</i> .....                                   | 285        |
| 4.2.3 <i>NDFC Timing Diagram</i> .....                             | 286        |
| <b>CHAPTER 5     DISPLAY .....</b>                                 | <b>293</b> |
| 5.1 Display Subsystem Block Diagram .....                          | 294        |
| 5.2 TCON.....  | 295        |
| 5.2.1 <i>Overview</i> .....  | 295        |
| 5.2.2 <i>Block Diagram</i> .....                                   | 296        |
| 5.2.3 <i>TCON Function Description</i> .....                       | 297        |
| 5.2.4 <i>TCON Register List</i> .....                              | 302        |
| 5.2.5 <i>TCON Register Description</i> .....                       | 304        |
| 5.3 Display Engine Front-End .....                                 | 321        |
| 5.3.1 <i>Overview</i> .....  | 321        |
| 5.3.2 <i>DEFE Block Diagram</i> .....                              | 322        |
| 5.3.3 <i>DEFE Register List</i> .....                              | 323        |
| 5.3.4 <i>DEFE Register Description</i> .....                       | 325        |
| 5.4 Display Engine Back-End .....                                  | 347        |
| 5.4.1 <i>Overview</i> .....  | 347        |
| 5.4.2 <i>DEBE Block Diagram</i> .....                              | 348        |
| 5.4.3 <i>DEBE Register List</i> .....                              | 349        |
| 5.4.4 <i>DEBE Register Description</i> .....                       | 351        |

|   |            |
|---|------------|
| 5.5 MIPI DSI .....                                    | 366        |
| 5.5.1 Overview .....                                  | 366        |
| 5.5.2 Block Diagram.....                              | 367        |
| 5.5.3 DSI Register List.....                          | 368        |
| 5.5.4 DSI Register Description.....                   | 369        |
| 5.6 IEP .....   | 380        |
| 5.6.1 SAT .....                                       | 380        |
| 5.6.2 DRC .....                                       | 381        |
| 5.6.3 Write-Back Controller .....                     | 382        |
| 5.6.4 Write-Back Controller Register List .....       | 383        |
| 5.6.5 Write-Back Controller Register Description..... | 384        |
| <b>CHAPTER 6 VIDEO INPUT .....</b>                    | <b>393</b> |
| 6.1 CSI .....   | 394        |
| 6.1.1 Features .....                                  | 394        |
| 6.1.2 Block Diagram.....                              | 395        |
| 6.1.3 CSI Function Description .....                  | 396        |
| 6.1.4 CSI Register List .....                         | 405        |
| 6.1.5 CSI Register Description .....                  | 408        |
| <b>CHAPTER 7 INTERFACES .....</b>                     | <b>448</b> |
| 7.1 SD/MMC .....                                      | 449        |
| 7.1.1 Overview .....                                  | 449        |
| 7.1.2 SD2.0 Timing Diagram.....                       | 450        |
| 7.2 TWI .....   | 451        |
| 7.2.1 Overview .....                                  | 451        |
| 7.2.2 TWI Controller Timing Diagram.....              | 452        |
| 7.2.3 TWI Controller Register List .....              | 453        |
| 7.2.4 TWI Controller Register Description.....        | 454        |
| 7.2.5 TWI Controller Special Requirement .....        | 462        |
| 7.3 SPI .....   | 463        |
| 7.3.1 Overview .....                                  | 463        |
| 7.3.2 SPI Timing Diagram .....                        | 464        |
| 7.3.3 SPI Register List .....                         | 465        |
| 7.3.4 SPI Register Description .....                  | 466        |
| 7.3.5 SPI Special Requirement .....                   | 478        |
| 7.4 UART .....  | 479        |
| 7.4.1 Overview .....                                  | 479        |
| 7.4.2 UART Timing Diagram .....                       | 480        |
| 7.4.3 UART Register List .....                        | 481        |
| 7.4.4 UART Register Description .....                 | 482        |
| 7.4.5 UART Special Requirement .....                  | 498        |
| 7.5 USB DRD .....                                     | 500        |

|  |            |
|--|------------|
| 7.5.1 Overview .....                                     | 500        |
| 7.5.2 USB_DRD Timing Diagram.....                        | 501        |
| 7.5.3 USB/DRD Clock Source and Frequency.....            | 502        |
| 7.6 USB Host .....                                       | 503        |
| 7.6.1 Overview .....                                     | 503        |
| 7.6.2 USB Host Timing Diagram .....                      | 505        |
| 7.6.3 USB Host Register List .....                       | 506        |
| 7.6.4 EHCI Register Description.....                     | 508        |
| 7.6.5 OHCI Register Description.....                     | 524        |
| 7.7 Digital Audio Interface .....                        | 544        |
| 7.7.1 Overview .....                                     | 544        |
| 7.7.2 Block Diagram.....                                 | 545        |
| 7.7.3 Digital Audio Interface Timing Diagram .....       | 546        |
| 7.7.4 Digital Audio Interface Register List .....        | 548        |
| 7.7.5 Digital Audio Interface Register Description ..... | 549        |
| 7.7.6 Digital Audio Interface Special Requirement .....  | 561        |
| 7.8 Reduced Serial Bus.....                              | 563        |
| 7.8.1 Overview .....                                     | 563        |
| 7.8.2 RSB Bus Topology.....                              | 564        |
| <b>ALLWINNER A33 USER MANUAL ERRATA NOTICE.....</b>      | <b>565</b> |
| <i>Errata: Category 1.....</i>                           | <i>566</i> |
| <i>Errata: Category 2.....</i>                           | <i>567</i> |
| <i>Errata: Category 3.....</i>                           | <i>568</i> |
| <i>Glossary .....</i>                                    | <i>569</i> |
| <b>ALLWINNER WEBSITE.....</b>                            | <b>574</b> |

# Chapter 1

## About This Document

The Allwinner A33 processor is a remarkably power efficient quad-core mobile application processor that is constructed on the basis of ARM Cortex™-A7 CPU and Mali400MP2 GPU architecture, and features all the optimizations and enhancements Allwinner has made for mobile application.

This user manual of A33 processor is intended to be used by board-level product designers and product software developers. This manual assumes that the reader has a background in computer engineering and/or software engineering and understands concepts of digital system design, microprocessor architecture, Input / Output (I/O) devices, industry standard communication and device interface protocols.

## Chapter 2

### Platform Introduction

This chapter provides a brief introduction of the quad-core A33 processor.

## 2.1 Overview

The Allwinner A33 is a remarkably power-efficient quad-core mobile application processor that based on ARM Cortex™-A7 CPU together with Mali400MP2 GPU architecture. It also outperforms its competitors in terms of total system cost, and enables excellent user experience without compromising the battery life.

Main features of A33 include:

**CPU architecture:** A33 is based on quad-core Cortex™-A7 CPU architecture to deliver superior system performance as well as optimized battery life experience, in that Cortex™-A7 is the most power efficient CPU core ARM's ever developed;

**Graphic:** A33 adopts the extensively implemented and technically mature Mali400MP2 GPU to provide end users with optimal experience in web browsing, video playback and games; OpenGL ES 2.0 and OpenVG 1.1 standards are supported;

**Video Engine:** A33 supports high-definition 1080P video processing, and supports various mainstream video standards such as H.264, VP8, MPEG 1/2/4, JPEG/MJPEG, etc;

**Display:** A33 supports CPU/RGB/LVDS LCD interface up to 1280x800 resolution. Four-lane MIPI DSI (Display Serial Interface) is integrated as well, supporting MIPI DSI V1.01 and MIPI D-PHY V1.00;

**Image:** A33 supports a parallel CMOS sensor interface up to 5M resolution.

Thanks to its advanced system design and outstanding software optimization, the A33 is capable of providing top-notch system performance with long-lasting battery life experience: in addition to its energy-efficient Cortex™-A7 CPU architecture, advanced fabrication process, video acceleration hardware, DVFS technology support and high system integration, A33 also features a unique Talking Standby Mode where the processor can be inactive during voice calls to provide end users with ultra-long battery life experience. Additionally, Allwinner A33 features high system integration with a wide range of integrated I/Os like 4-lane MIPI DSI, LVDS, USB Dual Role Device,USB HOST, SD/MMC, I2S/PCM, thus significantly reducing system components required in design to simplify product design and reduce total system costs.

## 2.2 System Features

### 2.2.1 ARM CPU Architecture

The quad-core A33 platform is based on ARM's Cortex™-A7 CPU architecture.

- ARMv7 ISA standard instruction set plus Thumb-2 and Jazeller RCT
- NEON with SIMD and VFPv4 support
- Support hardware virtualization
- Support LPAE
- Support 4GB address space
- Integrated 32KB L1 instruction cache and 32KB L1 data cache for each CPU
- Shared 512KB L2 cache
- Support DVFS with independent power domain

### 2.2.2 Mali400MP2 GPU

- ARM Mali400MP2 GPU
- Support OpenGL ES 2.0 / OpenVG 1.1 standard

## 2.2.3 Memory Subsystem

This section includes:

- Boot ROM
- SDRAM
- NAND Flash
- SD/MMC interface

### Boot ROM

- Support system boot from Raw NAND, eMMC NAND, SPI Nor Flash, SD/TF card (SDMC0/2)
- Support system code download through USB DRD (Dual Role Device,USB0)

### SDRAM

- Support 2GB address space
- Support 16-bit bus width
- Compatible with JEDEC standard DDR3/DDR3L SDRAM
- Support Memory Dynamic Frequency Scale
- Support two ranks
- Support 16 address signal lines and 3 bank signal lines

### NAND Flash

- Comply to ONFI 2.3 and Toggle 1.0
- Support 64-bit ECC per 512 bytes or 1024 bytes
- 8-bit Raw NAND flash controller sharing pin with eMMC
- Support up to 2 CE and 2 RB signals
- Support SLC/MLC/TLC NAND and EF-NAND

### SD/MMC Interface

- Comply to eMMC standard specification V4.41, SD physical layer specification V2.0, SDIO card specification V2.0
- Support 4 / 8-bit bus width
- Support HS/DS bus mode
- Up to three SD/MMC controllers
- Support SDIO interrupt detection,CRC generation and error detection

## 2.2.4 System Peripheral

This section includes:

- Timer
- High Speed Timer
- RTC
- GIC
- DMA
- CCU
- PWM

### Timer

- Support two timers: clock source can be switched over 24MHz and 32768Hz
- Support two 33-bit AVS counters
- Support one 64-bit system counter from 24MHz
- Support watchdog to generate reset signal or interrupts

### High Speed Timer

- Clock source is fixed to AHB, and the pre-scale ranges from 1 to 16
- Support 56-bit counter

### RTC

- Support full clock features: second/minute/hour/day/month/year
- Support 32768Hz clock fanout

### GIC

- Support 16 SGIs, 16 PPIs and 128 SPIs
- Support ARM architecture security extensions
- Support ARM architecture virtualization extensions
- Support single processor and multiprocessor environments

## DMA

- 8-channel DMA
- Support data width of 8/16/32 bits
- Support linear and IO address modes
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

## CCU

- 11 PLLs
- 24MHz oscillator, a 32768Hz oscillator and an on-chip RC oscillator
- Support clock gating control for individual components
- Clock generation, clock division, clock output

## PWM

- 2 PWM outputs
- Support cycle mode and pulse mode
- The pre-scale is from 1 to 16

## 2.2.5 Security System

### SS

- Support Symmetrical Algorithm: AES, DES, TDES(3DES)
- Support Hash Algorithm:SHA-1, MD5
- Support 160-bits hardware PRNG with 192-bits seed
- Support ECB, CBC, CTR modes for DES/3DES
- Support ECB, CBC, CTR, CTS modes for AES
- Support 128-bits, 192-bits and 256-bits key size for AES
- 32-words RX FIFO and 32-words TX FIFO for high speed application
- Support CPU mode and DMA mode

## 2.2.6 Display Subsystem

This section includes:

- Display engine
- Video output

### Display Engine

- Four movable layers, each layer size up to 2048x2048 pixels
- Ultra-Scaling engine
  - 4-tap scale filter in horizontal and vertical
  - Support input size up to 2048x2048 resolution and output size up to 1280x1280 resolution
- Support multiple image input formats: 16/24/32-bpp color, YUV444/420/422/411
- Support alpha blending
- Support Saturation Enhancement and Dynamic Range Control
- Support real time write back function

### Video Output

- Support CPU / Sync RGB / LVDS LCD interface up to 1280x800 resolution
- Integrated 4-lane MIPI DSI interface up to 1280x800 resolution
  - Support MIPI DSI V1.01 and D-PHY V1.00
  - Support command mode and video mode (non-burst mode with sync pulses, non-burst mode with sync event and burst mode)
- Support RGB666 dither function

## 2.2.7 Video Engine

### Video Decoding

- Support video playback up to 1920x1080@60ps
- Support multi-format video playback, including MPEG1/2, MPEG4 SP/ASP GMC, WMV9/VC1, H.263 including Sorenson Spark, H.264 BP/MP/HP, VP8, JPEG/MJPEG, etc

### Video Encoding

- Support H.264 HP video encoding up to 1920x1080@60fps
- JPEG baseline: picture size up to 4080x4080
- Support Alpha blending
- Support thumb generation
- 4x2 scaling ratio: from 1/16 to 64 arbitrary non-integer ratio

## 2.2.8 Video Input

### CSI

- Support 8bit yuv422 CMOS sensor interface
- Support CCIR656 protocol for NTSC and PAL
- Support multi-channel ITU-R BT.656 time-multiplexed format
- Maximum still capture resolution to 5M
- Maximum video capture resolution to 1080p@30fps

## 2.2.9 Audio Subsystem

### Analog Audio Codec

- Support stereo audio DAC
  - Up to 100dB SNR
  - 8KHz to 192KHz DAC sample rate
- Stereo audio ADC
  - Up to 92dB SNR
  - 8KHz ~ 48KHz ADC sample rate
- Support four analog audio inputs
  - Two microphone differential inputs for main mic and headphone mic
  - One differential phone input for modem
  - One stereo line-in input for FM
- Support two analog audio outputs
  - One stereo or differential capless headphone output
  - One differential earpiece output
- Support talking standby mode, where the application processor remains inactive during voice call application
- Support Dynamic Range Controller adjusting the DAC playback output(DRC)
- Support Automatic Gain Control adjusting the ADC recording output(AGC)
- Two PCM interface connected with BB and BT

## 2.2.10 External Peripherals

This section includes:

- USB 2.0 DRD
- USB HOST
- KEYADC
- Digital Audio
- UART
- SPI
- Open-drain TWI
- RSB™

### USB 2.0 DRD

- Support High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps), and Low-Speed (LS, 1.5-Mbps) in Host mode
- Support High-Speed (HS, 480-Mbps) and Full-Speed (FS, 12-Mbps) in Device mode
- Support up to 5 user-configurable endpoints for Bulk, Isochronous, Control and Interrupt
- Support the embedded DMA

### USB Host

- EHCI/OHCI-compliant hosts
- USB2.0 PHY and HSIC
- Support High-Speed(HS,480Mbps),Full-Speed(FS,12Mbps),and Low-Speed(LS,1.5Mbps) Device
- An internal DMA Controller for data transfer with memory

### KEYADC

- 6-bit resolution
- Support hold key and continuous key
- Support single key, normal key and continuous key

### Digital Audio

- Support two I2S/PCM compliant digital audio interfaces for modem and BT
- I2S or PCM configured by software
- Support 3 I2S Data formats: Standard I2S,Left Justified and Right Justified

- I2S supports 2 channels output and 2 channels input
- PCM supports linear sample(8-bit or 16-bit), 8-bit u-law and A-law companded sample
- Sample rate from 8KHz to 192KHz
- Support 16,20,24bits audio data resolutions
- One 128x24-bits FIFO for data transmit, one 64x24-bits FIFO for data receive

## UART

- Compliant with industry-standard 16550 UARTs
- Six UART controllers
- FIFO size up to 64 bytes
- Support speed up to 3MHz
- Support Infrared Data Association(IrDA) 1.0 SIR

## SPI

- Two SPI controllers
- Master/Slave configurable
- Full-duplex synchronous serial interface
- Two 64-Bytes FIFO for SPI-TX and SPI-RX operation
- DMA-based or interrupt-based operation
- Polarity and phase of the chip select(SPI\_SS) and SPI\_Clock(PI\_SCLK) are configurable

## TWI

- Up to four TWIs(Two Wire Interface) controllers
- Support Standard mode(up to 100K bps) and Fast mode(up to 400K bps)
- Master/Slave configurable
- Allows 10-bits addressing transactions
- One dedicated TWI for CSI

## RSB™(Reduced Serial Bus)

- Speed up to 20MHz with lower power consumption
- Support Push-Pull bus
- Support Host mode
- Support multiple devices
- Programmable output delay of CD signal
- Parity check for address and data transmission

### 2.2.11 Power Management

- Support DVFS for CPU frequency and voltage adjustment
- Support super standby mode for power efficiency
- Support talking standby mode for energy efficiency during voice call applications

### 2.2.12 Package

- FBGA 282 balls, 0.80mm ball pitch, 14 x 14 x 1.4-mm

## 2.3 Block Diagram




Figure 2.3-1 A33 Block Diagram

## Chapter 3

### System

This chapter introduces the A33 system architecture from several perspectives, including memory mapping, boot system, clock control unit (CCU), CPU configuration, timer, PWM, high-speed timer, DMA, GIC, RTC, system control, audio CODEC, KEYADC, thermal sensor controller, port configuration, etc.

## 3.1 Memory Map

| Module          | CPUX Address   | Size(Bytes) |
|-----------------|--|-------------|
| SRAM A1         | 0x0000 0000---0x0000 7FFF  | 32K         |
| SRAM A2         | 0x0004 4000---0x0005 3FFF<br>0x40100,0x40200,0x40300,0x40400,0x40500,<br>0x40600,0x40700,0x40800,0x40900,0x40a00,<br>0x40b00,0x40c00,0x40d00,0x40e00 | 64K         |
| VE SRAM         | 0x0000 4000---0x0000 FFFF  | 48K         |
| SRAM Controller | 0x01C0 0000---0x01C0 0FFF  | 4K          |
| DMA             | 0x01C0 2000---0x01C0 2FFF  | 4K          |
| NDFC            | 0x01C0 3000---0x01C0 3FFF  | 4K          |
| LCD             | 0x01C0 C000---0x01C0 CFFF  | 4K          |
| VE              | 0x01C0 E000---0x01C0 EFFF  | 4K          |
| SD/MMC 0        | 0x01C0 F000---0x01C0 FFFF  | 4K          |
| SD/MMC 1        | 0x01C1 0000---0x01C1 0FFF  | 4K          |
| SD/MMC 2        | 0x01C1 1000---0x01C1 1FFF  | 4K          |
| /               | 0x01C1 2000---0x01C1 2FFF  | 4K          |
| SS              | 0x01C1 5000---0x01C1 5FFF  | 4K          |
| /               | 0x01C1 7000---0x01C1 7FFF  | /           |
| /               | 0x01C1 8000---0x01C1 8FFF  | /           |
| USB DRD         | 0x01C1 9000---0x01C1 9FFF  | 4K          |
| USB EHCI0/OHCI0 | 0x01C1 A000---0x01C1 AFFF  | 4K          |
| /               | 0x01C1 C000---0x01C1 CFFF  | 4K          |
| CCU             | 0x01C2 0000---0x01C2 03FF  | 1K          |
| /               | 0x01C2 0400---0x01C2 07FF  | 1K          |
| PIO             | 0x01C2 0800---0x01C2 0BFF  | 1K          |
| TIMER           | 0x01C2 0C00---0x01C2 0FFF  | 1K          |
| PWM             | 0x01C2 1400---0x01C2 17FF  | 1K          |
| DAUDIO-0        | 0x01C2 2000---0x01C2 23FF  | 1K          |
| DAUDIO-1        | 0x01C2 2400---0x01C2 27FF  | 1K          |
| KEYADC          | 0x01C2 2800---0x01C2 2BFF  | 1K          |
| AUDIO           | 0x01C2 2C00---0x01C2 33FF  | 2K          |
| SID             | 0x01C2 3800---0x01C2 3BFF  | 1K          |
| THERMAL SENSOR  | 0x01C2 5000---0x01C2 53FF  | 1K          |
| UART 0          | 0x01C2 8000---0x01C2 83FF  | 1K          |
| UART 1          | 0x01C2 8400---0x01C2 87FF  | 1K          |
| UART 2          | 0x01C2 8800---0x01C2 8BFF  | 1K          |
| UART 3          | 0x01C2 8C00---0x01C2 8FFF  | 1K          |
| UART 4          | 0x01C2 9000---0x01C2 93FF  | 1K          |
| /               | 0x01C2 9400---0x01C2 97FF  | 1K          |

|                        |                           |      |
|------------------------|---------------------------|------|
| TWI 0                  | 0x01C2 AC00---0x01C2 AFFF | 1K   |
| TWI 1                  | 0x01C2 B000---0x01C2 B3FF | 1K   |
| TWI 2                  | 0x01C2 B400---0x01C2 B7FF | 1K   |
| /                      | 0x01C2 B800---0x01C2 BBFF | 1K   |
| GPU                    | 0x01C4 0000---0x01C4 FFFF | 64K  |
| HSTMR                  | 0x01C6 0000---0x01C6 0FFF | 4K   |
| /                      | 0x01C6 1000---0x01C6 1FFF | 4K   |
| DRAMCOM                | 0x01C6 2000---0x01C6 2FFF | 4K   |
| DRAMCTL                | 0x01C6 3000---0x01C6 3FFF | 4K   |
| DRAMPHY                | 0x01C6 5000---0x01C6 5FFF | 4K   |
| /                      | 0x01C6 7000---0x01C6 7FFF | /    |
| SPI0                   | 0x01C6 8000---0x01C6 8FFF | 4K   |
| SPI1                   | 0x01C6 9000---0x01C6 9FFF | 4K   |
| /                      | 0x01C6 A000---0x01C6 AFFF | 4K   |
| /                      | 0x01C6 B000---0x01C6 BFFF | 4K   |
| SCU REGISTERS          | 0x01C8 0000               | /    |
| MIPI DSIO              | 0x01CA 0000---0x01CA 0FFF | 4K   |
| MIPI DSIO-PHY          | 0x01CA 1000---0x01CA 1FFF | 4K   |
| CSI                    | 0x01CB 0000---0x01CB 0FFF | 4K   |
| DEFE                   | 0x01E0 0000---0x01E1 FFFF | 128K |
| DEBE                   | 0x01E6 0000---0x01E6 FFFF | 64K  |
| DRC                    | 0x01E7 0000---0x01E7 FFFF | 64K  |
| SAT                    | 0x01E8 0000---0x01E8 0FFF | 4K   |
| RTC                    | 0x01F0 0000---0x01F0 03FF | 1K   |
| /                      | 0x01F0 0400---0x01F0 07FF | 1K   |
| R_TIMER                | 0x01F0 0800---0x01F0 0BFF | 1K   |
| R_INTC                 | 0x01F0 0C00---0x01F0 0FFF | 1K   |
| R_WDOG                 | 0x01F0 1000---0x01F0 13FF | 1K   |
| R_PRCM                 | 0x01F0 1400---0x01F0 17FF | 1K   |
| R_CPUCFG               | 0x01F0 1C00---0x01F0 1FFF | 1K   |
| R_TWI                  | 0x01F0 2400---0x01F0 27FF | 1K   |
| R_UART                 | 0x01F0 2800---0x01F0 2BFF | 1K   |
| R_PIO                  | 0x01F0 2C00---0x01F0 2FFF | 1K   |
| R_RSB                  | 0x01F0 3400---0x01F0 37FF | 1K   |
| R_PWM                  | 0x01F0 3800---0x01F0 3BFF | 1K   |
| CoreSight Debug Module | 0x3F50 0000---0x3F51 FFFF | 128K |
| TSGEN RO               | 0x3F50 6000---0x3F50 6FFF | 4K   |
| TSGEN CTRL             | 0x3F50 7000---0x3F50 7FFF | 4K   |
| DDR                    | 0x4000 0000---0xBFFF FFFF | 2G   |
| BROM                   | 0xFFFF 0000—0xFFFF 7FFF   | 32K  |

## 3.2 Boot System

### 3.2.1 Overview

The quad-core A33 processor supports system boot from five devices: it can boot sequentially from NAND Flash, eMMC NAND, SPI Nor Flash, SD card (SDC 0/2) and USB, but if you want to boot the system directly from USB, the UBOOT\_SEL pin pulled up by internal 50K resistor in normal state can be set to low level.

### 3.2.2 Boot Diagram




Figure 3.2-1 Boot Diagram

## 3.3 CCU

### 3.3.1 Overview

The CCU provides the registers to program the PLLs and the controls most of the clock generation, division, distribution, synchronization and gating. CCU input signals include the external clock for the reference frequency (24MHz). The outputs from CCU are mostly clocks to the other blocks in the system.

### 3.3.2 Features

The CCU includes the following features:

- 11 PLLs, independent PLL for CPU
- Bus Source and Divisions
- Clock Output Control
- PLLs Bias Control
- PLLs Tuning Control
- PLLs Pattern Control
- Configuring Modules Clock
- Bus Clock Gating
- Bus Software Reset

### 3.3.3 Functionalities Description

#### Bus Clock Tree




Figure3.3-1 BUS Clock Diagram

### 3.3.4 Register List

| Module Name         | Base Address |                                  |
|---------------------|--------------|----------------------------------|
| CCU                 | 0x01C20000   |                                  |
| PLL_CPUX_CTRL_REG   | 0x0000       | PLL_CPUX Control Register        |
| PLL_AUDIO_CTRL_REG  | 0x0008       | PLL_AUDIO Control Register       |
| PLL_VIDEO_CTRL_REG  | 0x0010       | PLL_VIDEO Control Register       |
| PLL_VE_CTRL_REG     | 0x0018       | PLL_VE Control Register          |
| PLL_DDR0_CTRL_REG   | 0x0020       | PLL_DDR0 Control Register        |
| PLL_PERIPH_CTRL_REG | 0x0028       | PLL_PERIPH Control Register      |
| PLL_GPU_CTRL_REG    | 0x0038       | PLL_GPU Control Register         |
| PLL_MIPI_CTRL_REG   | 0x0040       | PLL_MIPI Control Register        |
| PLL_HSIC_CTRL_REG   | 0x0044       | PLL_HSIC Control Register        |
| PLL_DE_CTRL_REG     | 0x0048       | PLL_DE Control Register          |
| PLL_DDR1_CTRL_REG   | 0x004C       | PLL_DDR1 Control Register        |
|                     |              |                                  |
| CPU_AXI_CFG_REG     | 0x0050       | CPUX/AXI Configuration Register  |
| AHB1_APB1_CFG_REG   | 0x0054       | AHB1/APB1 Configuration Register |
| APB2_CFG_REG        | 0x0058       | APB2 Configuration Register      |
| BUS_CLK_GATING_REG0 | 0x0060       | Bus Clock Gating Register 0      |
| BUS_CLK_GATING_REG1 | 0x0064       | Bus Clock Gating Register 1      |
| BUS_CLK_GATING_REG2 | 0x0068       | Bus Clock Gating Register 2      |
| BUS_CLK_GATING_REG3 | 0x006C       | Bus Clock Gating Register 3      |
|                     |              |                                  |
| NAND_CLK_REG        | 0x0080       | NAND Clock Register              |
| SDMMC0_CLK_REG      | 0x0088       | SDMMC0 Clock Register            |
| SDMMC1_CLK_REG      | 0x008C       | SDMMC1 Clock Register            |
| SDMMC2_CLK_REG      | 0x0090       | SDMMC2 Clock Register            |
| SS_CLK_REG          | 0x009C       | SS Clock Register                |
| SPI0_CLK_REG        | 0x00A0       | SPI0 Clock Register              |
| SPI1_CLK_REG        | 0x00A4       | SPI1 Clock Register              |
| DAUDIO0_CLK_REG     | 0x00B0       | DAUDIO0 Clock Register           |
| DAUDIO1_CLK_REG     | 0x00B4       | DAUDIO1 Clock Register           |
| USBPHY_CFG_REG      | 0x00CC       | USBPHY Configuration Register    |
| DRAM_CFG_REG        | 0x00F4       | DRAM CFG Register                |
| PLL_DDR_CFG_REG     | 0x00F8       | PLL_DDR Configuration Register   |
| MBUS_RST_REG        | 0x00FC       | MBUS Reset Register              |
| DRAM_CLK_GATING_REG | 0x0100       | DRAM Clock Gating Register       |
| BE_CLK_REG          | 0x0104       | BE Clock Register                |
| FE_CLK_REG          | 0x010C       | FE Clock Register                |

|                        |        |                                    |
|------------------------|--------|------------------------------------|
| LCD_CH0_CLK_REG        | 0x0118 | LCD Channel0 Clock Register        |
| LCD_CH1_CLK_REG        | 0x012C | LCD Channel1 Clock Register        |
| CSI_CLK_REG            | 0x0134 | CSI Clock Register                 |
| VE_CLK_REG             | 0x013C | VE Clock Register                  |
| ADDA_DIG_CLK_REG       | 0x0140 | ADDA Digital Clock Register        |
| AVS_CLK_REG            | 0x0144 | AVS Clock Register                 |
| MBUS_CLK_REG           | 0x015C | MBUS Clock Register                |
| MIPI_DSI_CLK_REG       | 0x0168 | MIPI_DSI Clock Register            |
| DRC_CLK_REG            | 0x0180 | DRC Clock Register                 |
| GPU_CLK_REG            | 0x01A0 | GPU Clock Register                 |
| ATS_CLK_REG            | 0x01B0 | ATS Clock Register                 |
|                        |        |                                    |
| PLL_STABLE_TIME_REG0   | 0x0200 | PLL Stable Time Register0          |
| PLL_STABLE_TIME_REG1   | 0x0204 | PLL Stable Time Register1          |
| PLL_CPUX_BIAS_REG      | 0x0220 | PLL_CPUX Bias Register             |
| PLL_AUDIO_BIAS_REG     | 0x0224 | PLL_AUDIO Bias Register            |
| PLL_VIDEO_BIAS_REG     | 0x0228 | PLL_VIDEO Bias Register            |
| PLL_VE_BIAS_REG        | 0x022C | PLL_VE Bias Register               |
| PLL_DDR0_BIAS_REG      | 0x0230 | PLL_DDR0 Bias Register             |
| PLL_PERIPH_BIAS_REG    | 0x0234 | PLL_PERIPH Bias Register           |
| PLL_GPU_BIAS_REG       | 0x023C | PLL_GPU Bias Register              |
| PLL_MIPI_BIAS_REG      | 0x0240 | PLL_MIPI Bias Register             |
| PLL_HSIC_BIAS_REG      | 0x0244 | PLL_HSIC Bias Register             |
| PLL_DE_BIAS_REG        | 0x0248 | PLL_DE Bias Register               |
| PLL_DDR1_BIAS_REG      | 0x024C | PLL_DDR1 Bias Register             |
| PLL_CPUX_TUN_REG       | 0x0250 | PLL_CPUX Tuning Register           |
| PLL_DDR0_TUN_REG       | 0x0260 | PLL_DDR0 Tuning Register           |
| PLL_MIPI_TUN_REG       | 0x0270 | PLL_MIPI Tuning Register           |
|                        |        |                                    |
| PLL_CPUX_PAT_CTRL_REG  | 0x0280 | PLL_CPUX Pattern Control Register  |
| PLL_AUDIO_PAT_CTRL_REG | 0x0284 | PLL_AUDIO Pattern Control Register |
| PLL_VIDEO_PAT_CTRL_REG | 0x0288 | PLL_VIDEO Pattern Control Register |
| PLL_VE_PAT_CTRL_REG    | 0x028C | PLL_VE Pattern Control Register    |
| PLL_DDR0_PAT_CTRL_REG  | 0x0290 | PLL_DDR0 Pattern Control Register  |
| PLL_GPU_PAT_CTRL_REG   | 0x029C | PLL_GPU Pattern Control Register   |
| PLL_MIPI_PAT_CTRL_REG  | 0x02A0 | PLL_MIPI Pattern Control Register  |
| PLL_HSIC_PAT_CTRL_REG  | 0x02A4 | PLL_HSIC Pattern Control Register  |
| PLL_DE_PAT_CTRL_REG    | 0x02A8 | PLL_DE Pattern Control Register    |
| PLL_DDR1_PAT_CTRL_REG0 | 0x02AC | PLL_DDR1 Pattern Control Register0 |
| PLL_DDR1_PAT_CTRL_REG1 | 0x02B0 | PLL_DDR1 Pattern Control Register1 |
|                        |        |                                    |
| BUS_SOFT_RST_REG0      | 0x02C0 | Bus Software Reset Register 0      |

|                   |        |                               |
|-------------------|--------|-------------------------------|
| BUS_SOFT_RST_REG1 | 0x02C4 | Bus Software Reset Register 1 |
| BUS_SOFT_RST_REG2 | 0x02C8 | Bus Software Reset Register 2 |
| BUS_SOFT_RST_REG3 | 0x02D0 | Bus Software Reset Register 3 |
| BUS_SOFT_RST_REG4 | 0x02D8 | Bus Software Reset Register 4 |

### 3.3.5 Register Description

#### **PLL\_CPUX Control Register (Default: 0x00001000)**

| Offset: 0x0000 |            |             | Register Name: PLL_CPUX_CTRL_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | <p>PLL_ENABLE.</p> <p>0: Disable</p> <p>1: Enable.</p> <p>The PLL Output= (24MHz*N*K)/(M*P).</p> <p>The PLL output is for the CPUX Clock.</p> <p>Note: The PLL output clock must be in the range of 200MHz~2.6GHz.</p> <p>Its default is 408MHz.</p> |
| 30:29          | /          | /           | /  |
| 28             | R          | 0x0         | <p>LOCK</p> <p>0: Unlocked</p> <p>1: Locked (It indicates that the PLL has been stable.)</p>   |
| 27:25          | /          | /           | /  |
| 24             | R/W        | 0x0         | <p>CPUX_SDM_EN.</p> <p>0: Disable</p> <p>1: Enable.</p>  |
| 23:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | <p>PLL_OUT_EXT_DIV_P</p> <p>PLL Output External Divider P</p> <p>00: /1</p> <p>01: /2</p> <p>10: /4</p> <p>11: /.</p>  |
| 15:13          | /          | /           | /  |
| 12:8           | R/W        | 0x10        | <p>PLL_FACTOR_N</p> <p>PLL Factor N.</p> <p>Factor=0, N=1</p> <p>Factor=1, N=2</p> <p>Factor=2, N=3</p> <p>.....</p> <p>Factor=31, N=32.</p>   |
| 7:6            | /          | /           | /  |
| 5:4            | R/W        | 0x0         | <p>PLL_FACTOR_K.</p> <p>PLL Factor K.(K=Factor + 1 )</p> <p>The range is from 1 to 4.</p>  |
| 3:2            | /          | /           | /  |

|     |     |     |  |
|-----|-----|-----|--|
| 1:0 | R/W | 0x0 | PLL_FACTOR_M.<br>PLL Factor M. (M=Factor + 1)<br>The range is from 1 to 4. |
|-----|-----|-----|--|

## PLL\_AUDIO Control Register (Default: 0x00035514)

| Offset: 0x0008 |            |             | Register Name: PLL_AUDIO_CTRL_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br>The PLL is for Audio.<br>The PLL_AUDIO Output= (24MHz*N)/(M*P).<br>Note: In the Clock Control Module, The PLL_AUDIO(8X) Output = (24MHz*N*2)/M.<br>The PLL output clock must be in the range of 20MHz~200MHz.<br>Its default is 24.571MHz. |
| 30:29          | /          | /           | /   |
| 28             | R          | 0x0         | LOCK.<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:25          | /          | /           | /   |
| 24             | R/W        | 0x0         | PLL_SDM_EN.<br>0: Disable<br>1: Enable.<br>In this case, the PLL_FACTOR_N only low 4 bits are valid (N: The range is from 1 to 16).   |
| 23:20          | /          | /           | /   |
| 19:16          | R/W        | 0x3         | PLL_POSTDIV_P.<br>Post-div factor (P= Factor+1)<br>The range is from 1 to 16.   |
| 14:8           | R/W        | 0x55        | PLL_FACTOR_N.<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>.....<br>Factor=127, N=128.   |
| 7:5            | /          | /           | /   |
| 4:0            | R/W        | 0x14        | PLL_PREDIV_M.<br>PLL Pre-div Factor(M = Factor+1).<br>The range is from 1 to 32.  |

## **PLL\_VIDEO Control Register (Default: 0x03006207)**

| Offset: 0x0010 |            |             | Register Name: PLL_VIDEO_CTRL_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | <p>PLL_ENABLE.</p> <p>0: Disable</p> <p>1: Enable.</p> <p>In the integer mode, the PLL Output = (24MHz*N)/M.</p> <p>In the fractional mode, the PLL Output is select by bit 25.</p> <p>Note: In the Clock Control Module, PLL(1X) Output=PLL while PLL(2X) Output=PLL * 2.</p> <p>The PLL output clock must be in the range of 30MHz~600MHz.</p> <p>Its default is 297MHz.</p> |
| 30             | R/W        | 0x0         | <p>PLL_MODE.</p> <p>0: Manual Mode</p> <p>1: Auto Mode (Controlled by DE).</p>   |
| 29             | /          | /           | /  |
| 28             | R          | 0x0         | <p>LOCK.</p> <p>0: Unlocked</p> <p>1: Locked (It indicates that the PLL has been stable.)</p>  |
| 27:26          | /          | /           | /  |
| 25             | R/W        | 0x1         | <p>FRAC_CLK_OUT.</p> <p>PLL clock output when PLL_MODE_SEL=0(PLL_PREDIV_M factor must be set to 0); No meaning when PLL_MODE_SEL=1.</p> <p>0: PLL Output=270MHz</p> <p>1: PLL Output =297MHz.</p>  |
| 24             | R/W        | 0x1         | <p>PLL_MODE_SEL.</p> <p>0: Fractional Mode</p> <p>1: Integer Mode.</p> <p>Note: When in Fractional mode, the Per Divider M should be set to 0.</p>   |
| 23:21          | /          | /           | /  |
| 20             | R/W        | 0x0         | <p>PLL_SDM_EN.</p> <p>0: Disable</p> <p>1: Enable.</p>   |
| 19:15          | /          | /           | /  |
| 14:8           | R/W        | 0x62        | <p>PLL_FACTOR_N.</p> <p>PLL Factor N.</p> <p>Factor=0, N=1</p> <p>Factor=1, N=2</p>  |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | Factor=2, N=3<br>.....<br>Factor=127,N=128.                                      |
| 7:4 | /   | /   | /  |
| 3:0 | R/W | 0x7 | PLL_PREDIV_M.<br>PLL Pre-div Factor(M = Factor+1).<br>The range is from 1 to 16. |

## PLL\_VE Control Register (Default: 0x03006207)

| Offset: 0x0018 |            |             | Register Name: PLL_VE_CTRL_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br><br>In the integer mode, The PLL Output = (24MHz*N)/M.<br>In the fractional mode, the PLL Output is select by bit 25.<br>Note: The PLL output clock must be in the range of 30MHz~600MHz.<br>Its default is 297MHz. |
| 30:29          | /          | /           | /  |
| 28             | R          | 0x0         | LOCK<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:26          | /          | /           | /  |
| 25             | R/W        | 0x1         | FRAC_CLK_OUT.<br>PLL clock output when PLL_MODE_SEL=0(PLL_PREDIV_M factor must be set to 0); No meaning when PLL_MODE_SEL =1.<br>0: PLL Output=270MHz<br>1: PLL Output =297MHz.  |
| 24             | R/W        | 0x1         | PLL_MODE_SEL.<br>0: Fractional Mode<br>1: Integer Mode.<br><br>Note: When in Fractional mode, the Per Divider M should be set to 0.  |
| 23:21          | /          | /           | /  |
| 20             | R/W        | 0x0         | PLL_SDM_EN.<br>0: Disable<br>1: Enable.  |
| 19:15          | /          | /           | /  |
| 14:8           | R/W        | 0x62        | PLL_FACTOR_N.<br>PLL Factor N.   |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=31,N=32<br>...<br>Factor=127,N=128. |
| 7:4 | /   | /   | /  |
| 3:0 | R/W | 0x7 | PLL_PREDIV_M.<br>PLL Pre Divider (M = Factor+1).<br>The range is from 1 to 16.                         |

## PLL\_DDR0 Control Register (Default: 0x00001000)

| Offset: 0x0020 |            |             | Register Name: PLL_DDR0_CTRL_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br>This PLL is for MBUS.<br>Set bit20 to validate the PLL after this bit is set to 1.<br>The PLL Output = (24MHz*N*K)/M.<br>Note: the PLL output clock must be in the range of 200MHz~2.6GHz.<br>Its default is 408MHz.              |
| 30:29          | /          | /           | /  |
| 28             | R          | 0x0         | LOCK<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:25          | /          | /           | /  |
| 24             | R/W        | 0x0         | PLL_SDM_EN.<br>0: Disable<br>1: Enable.<br>In this case, the PLL_FACTOR_N only low 4 bits are valid (N: The range is from 1 to 16).  |
| 23:21          | /          | /           | /  |
| 20             | R/W        | 0x0         | PLL_DDR0_CFG_UPDATE.<br>PLL_DDR0 Configuration Update.<br>When PLL_DDR0 has been changed, this bit should be set to 1 to validate the PLL, otherwise the change would be invalid. And this bit would be cleared automatically after the PLL change is valid.<br>0: No effect |

|       |     |      |   |
|-------|-----|------|---|
|       |     |      | 1: Validating the PLL_DDR0.   |
| 19:13 | /   | /    | /   |
| 12:8  | R/W | 0x10 | PLL_FACTOR_N.<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=31,N=32. |
| 7:6   | /   | /    | /   |
| 5:4   | R/W | 0x0  | PLL_FACTOR_K.<br>PLL Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.                                    |
| 3:2   | /   | /    | /   |
| 1:0   | R/W | 0x0  | PLL_FACTOR_M.<br>PLL Factor M.(M = Factor + 1 )<br>The range is from 1 to 4.                                  |

## PLL\_PERIPH Control Register (Default: 0x00041811)

| Offset: 0x0028 |            |             | Register Name: PLL_PERIPH_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br>The PLL Output = 24MHz*N*K/2.<br>Note: The PLL Output should be fixed to 600MHz, it is not recommended to vary this value arbitrarily.<br>In the Clock Control Module, PLL(2X) output= PLL*2 = 24MHz*N*K.<br>The PLL output clock must be in the range of 200MHz~1.8GHz.<br>Its default is 600MHz. |
| 30:29          | /          | /           | /   |
| 28             | R          | 0x0         | LOCK.<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:26          | /          | /           | /   |
| 25             | R/W        | 0x0         | PLL_BYPASS_EN.<br>PLL Output Bypass Enable.<br>0: Disable<br>1: Enable.<br>If the bypass is enabled, the PLL output is 24MHz.   |

|       |     |      |  |
|-------|-----|------|--|
| 24    | R/W | 0x0  | PLL_CLK_OUT_EN.<br>PLL clock output enable.(Just for the SATA Phy)<br>0: Disable<br>1: Enable.   |
| 23:19 | /   | /    | /  |
| 18    | R/W | 0x1  | PLL_24M_OUT_EN.<br>PLL 24MHz Output Enable.<br>0: Disable<br>1: Enable.<br>When 25MHz crystal used, this PLL can output 24MHz.                                     |
| 17:16 | R/W | 0x0  | PLL_24M_POST_DIV.<br>PLL 24M Output Clock Post Divider (When 25MHz crystal used).<br>1/2/3/4.  |
| 15:13 | /   | /    | /  |
| 12:8  | R/W | 0x18 | PLL_FACTOR_N.<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=31, N=32.   |
| 7:6   | /   | /    | /  |
| 5:4   | R/W | 0x1  | PLL_FACTOR_K.<br>PLL Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.   |
| 3:2   | /   | /    | /  |
| 1:0   | R/W | 0x1  | PLL_FACTOR_M.<br>PLL Factor M (M = Factor + 1) is only valid in plltest debug.<br>The PLL_PERIPH back door clock output =24MHz*N*K/M.<br>The range is from 1 to 4. |

## PLL\_GPU Control Register (Default: 0x03006207)

| Offset: 0x0038 |            |             | Register Name: PLL_GPU_CTRL_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br>In the integer mode, The PLL_GPU Output= (24MHz*N)/M.<br>In the fractional mode, the PLL_GPU Output is select by bit 25. |

|       |     |      |   |
|-------|-----|------|---|
|       |     |      | Note: The PLL output clock must be in the range of 30MHz~600MHz.<br>Its default is 297MHz.  |
| 30:29 | /   | /    | /   |
| 28    | R   | 0x0  | LOCK.<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:26 | /   | /    | /   |
| 25    | R/W | 0x1  | FRAC_CLK_OUT.<br>PLL clock output when PLL_MODE_SEL=0(PLL_PREDIV_M factor must be set to 0); no meaning when PLL_MODE_SEL=1.<br>0: PLL Output=270MHz<br>1: PLL Output=297MHz. |
| 24    | R/W | 0x1  | PLL_MODE_SEL.<br>0: Fractional Mode.<br>1: Integer Mode.<br>Note: When in Fractional mode, the Per Divider M should be set to 0.  |
| 23:21 | /   | /    | /   |
| 20    | R/W | 0x0  | PLL_SDM_EN.<br>0: Disable<br>1: Enable.   |
| 19:15 | /   | /    | /   |
| 14:8  | R/W | 0x62 | PLL_FACTOR_N<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=127, N=128.   |
| 7:4   | /   | /    | /   |
| 3:0   | R/W | 0x7  | PLL_PRE_DIV_M.<br>PLL Pre Divider (M = Factor+1).<br>The range is from 1 to 16.   |

## PLL\_MIPI Control Register (Default: 0x00000502)

| Offset: 0x0040 |            |             | Register Name: PLL_MIPI_CTRL_REG        |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description                             |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable. |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | The PLL Output= (PLL_VIDEO*N*K)/M when VFB_SEL=0 (MIPI mode).<br>When VFB_SEL=1, the PLL Output is depend on these bits: sint_frac,sdiv2,s6p25_7p5 , pll_feedback_div.  |
| 30:29 | /   | /   | /   |
| 28    | R   | 0x0 | LOCK.<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27    | R/W | 0x0 | SINT_FRAC.<br>When VFB_SEL=1, PLL mode control, otherwise no meaning.<br>0: Integer Mode<br>1: Fractional Mode.   |
| 26    | R/W | 0x0 | SDIV2.<br>PLL clock output when VFB_SEL=1; no meaning when VFB_SEL =0<br>0: PLL Output<br>1: PLL Output X2.   |
| 25    | R/W | 0x0 | S6P25_7P5.<br>PLL Output is selected by this bit when VFB_SEL=1 and SINT_FRAC=1, otherwise no meaning.<br>0: PLL Output=PLL Input*6.25<br>1: PLL Outpu= PLL Input *7.5. |
| 24    | /   | /   | /   |
| 23    | R/W | 0   | LDO1_EN.<br>On-chip LDO1 Enable.  |
| 22    | R/W | 0   | LDO2_EN.<br>On-chip LDO2 Enable.  |
| 21    | R/W | 0   | PLL_SRC.<br>PLL Source Select.<br>0: VIDEO PLL<br>1: /.   |
| 20    | R/W | 0x0 | PLL_SDM_EN.<br>0: Disable<br>1: Enable.   |
| 19:18 | /   | /   | /   |
| 17    | R/W | 0x0 | PLL_FEEDBACK_DIV.<br>PLL feed-back divider control. PLL clock output when VFB_SEL=1; no meaning when VFB_SEL =0<br>0:Divided by 5<br>1:Divided by 7.                    |
| 16    | R/W | 0x0 | VFB_SEL.<br>0: MIPI Mode(N, K, M valid)   |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 1:HDMI Mode(sint_frac,sdiv2,s6p25_7p5 ,<br>pll_feedback_div valid)                          |
| 15:12 | /   | /   | /   |
| 11:8  | R/W | 0x5 | PLL_FACTOR_N<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>.....<br>Factor=15,N=16; |
| 7:6   | /   | /   | /   |
| 5:4   | R/W | 0x0 | PLL_FACTOR_K.<br>PLL Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.                  |
| 3:0   | R/W | 0x2 | PLL_PRE_DIV_M.<br>PLL Pre Divider (M = Factor+1).<br>The range is from 1 to 16.             |

## PLL\_HSIC Control Register (Default: 0x03001300)

| Offset: 0x0044 |            |             | Register Name: PLL_HSIC_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br>In the integer mode, the PLL Output= (24MHz*N)/M.<br>In the fractional mode, the PLL Output is select by bit 25.<br>Note: The PLL output clock must be in the range of 30MHz~600MHz.<br>Its default is 480MHz. |
| 30:29          | /          | /           | /   |
| 28             | R          | 0x0         | LOCK<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)   |
| 27:26          | /          | /           | /   |
| 25             | R/W        | 0x1         | FRAC_CLK_OUT.<br>PLL clock output when PLL_MODE_SEL=0(PLL_PREDIV_M factor must be set to 0); no meaning when PLL_MODE_SEL=1.<br>0: PLL Output=270MHz<br>1: PLL Output=297MHz.   |
| 24             | R/W        | 0x1         | PLL_MODE_SEL.<br>0: Fractional Mode<br>1: Integer Mode.   |

|       |     |      |   |
|-------|-----|------|---|
|       |     |      | Note: When in Fractional mode, the Per Divider M should be set to 0.  |
| 23:21 | /   | /    | /   |
| 20    | R/W | 0x0  | PLL_SDM_EN.<br>0: Disable<br>1: Enable.   |
| 19:15 | /   | /    | /   |
| 14:8  | R/W | 0x13 | PLL_FACTOR_N<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=0x7F,N=128. |
| 7:4   | /   | /    | /   |
| 3:0   | R/W | 0x0  | PLL_PRE_DIV_M.<br>PLL Per Divider (M = Factor+1).<br>The range is from 1 to 16.                                 |

### PLL\_DE Control Register (Default: 0x03006207 )

| Offset: 0x0048 |            |             | Register Name: PLL_DE_CTRL_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable<br>In the integer mode, The PLL Output= (24MHz*N)/M.<br>In the fractional mode, the PLL Output is select by bit 25.<br>Note: The PLL output clock must be in the range of 30MHz~600MHz.<br>Its default is 297MHz. |
| 30:29          | /          | /           | /  |
| 28             | R          | 0x0         | LOCK<br>0: Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:26          | /          | /           | /  |
| 25             | R/W        | 0x1         | FRAC_CLK_OUT.<br>PLL clock output when PLL_MODE_SEL=0(PLL_PREDIV_M factor must be set to 0); no meaning when PLL_MODE_SEL=1.<br>0: PLL Output=270MHz<br>1: PLL Output =297MHz.   |
| 24             | R/W        | 0x1         | PLL_MODE_SEL.  |

|       |     |      |  |
|-------|-----|------|--|
|       |     |      | 0: Fractional Mode<br>1: Integer Mode.<br><br>Note: When in Fractional mode, the Pre Divider M should be set to 0. |
| 23:21 | /   | /    | /  |
| 20    | R/W | 0x0  | PLL_SDM_EN.<br>0: Disable<br>1: Enable.  |
| 19:15 | /   | /    | /  |
| 14:8  | R/W | 0x62 | PLL_FACTOR_N<br>PLL Factor N.<br>Factor=0, N=1<br>Factor=1, N=2<br>Factor=2, N=3<br>.....<br>Factor=0x7F, N=128.   |
| 7:4   | /   | /    | /  |
| 3:0   | R/W | 0x7  | PLL_PRE_DIV_M.<br>PLL Per Divider (M = Factor+1).<br>The range is from 1 to 16.                                    |

### **PLL\_DDR1 Control Register (Default: 0x00001800 )**

| Offset: 0x004C |            |             | Register Name: PLL_DDR1_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | PLL_ENABLE.<br>0: Disable<br>1: Enable.<br><br>This PLL is for the MBUS.<br>The PLL Output = 24MHz*N.<br>Its default is 576 MHz.  |
| 30             | R/W        | 0x0         | SDRPLL_UPD.<br>SDRPLL Configuration Update.<br><br>Note: When PLL_DDR1 has changed, this bit should be set to 1 to validate the PLL, otherwise the change is invalid. It will be auto cleared after the PLL is valid.<br>0: No effect<br>1: To validate the PLL_DDR1. |
| 29             | /          | /           | /   |
| 28             | R          | 0x0         | LOCK<br>0:Unlocked<br>1: Locked (It indicates that the PLL has been stable.)  |
| 27:25          | /          | /           | /   |

|       |     |      |  |
|-------|-----|------|--|
| 24    | R/W | 0x0  | PLL_SDM_EN.<br>0: Disable<br>1: Enable.  |
| 23:14 | /   | /    | /  |
| 13:8  | R/W | 0x18 | PLL_FACTOR_N.<br>PLL Factor N.<br>The range is from 0 to 255 (In application, Factor N should be no less than 12 ) |
| 7:0   | /   | /    | /  |

## CPUX/AXI Configuration Register (Default: 0x00010000)

| Offset: 0x0050 |            |             | Register Name: CPU_AXI_CFG_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | CPUX_CLK_SRC_SEL.<br>CPUX Clock Source Select.<br>CPUX Clock = Clock Source<br>00: LOSC<br>01: OSC24M<br>1X: PLL_CPU .<br>If the clock source is changed, at most to wait for 8 present running clock cycles. |
| 15:10          | /          | /           | /   |
| 9:8            | R/W        | 0x0         | CPU_APB_CLK_DIV.<br>00: /1<br>01: /2<br>1x: /4.<br>Note: System APB clock source is CPU clock source.   |
| 7:2            | /          | /           | /   |
| 1:0            | R/W        | 0x0         | AXI_CLK_DIV_RATIO.<br>AXI Clock Divide Ratio.<br>AXI Clock source is CPU clock source.<br>00: /1<br>01: /2<br>10: /3<br>11: /4.   |

## AHB1/APB1 Configuration Register (Default: 0x00001010)

| Offset: 0x0054 |            |             | Register Name: AHB1_APB1_CFG_REG |
|----------------|------------|-------------|----------------------------------|
| Bit            | Read/Write | Default/Hex | Description                      |
| 31:14          | /          | /           | /                                |

|       |     |     |   |
|-------|-----|-----|---|
| 13:12 | R/W | 0x1 | AHB1_CLK_SRC_SEL.<br>00: LOSC<br>01: OSC24M<br>10: AXI<br>11: PLL_PERIPH/ AHB1_PRE_DIV.                               |
| 11:10 | /   | /   | /   |
| 9:8   | R/W | 0x0 | APB1_CLK_RATIO.<br>APB1 Clock Divide Ratio. APB1 clock source is AHB1 clock.<br>00: /2<br>01: /2<br>10: /4<br>11: /8. |
| 7:6   | R/W | 0x0 | AHB1_PRE_DIV<br>AHB1 Clock Pre Divide Ratio<br>00: /1<br>01: /2<br>10: /3<br>11: /4.                                  |
| 5:4   | R/W | 0x1 | AHB1_CLK_DIV_RATIO.<br>AHB1 Clock Divide Ratio.<br>00: /1<br>01: /2<br>10: /4<br>11: /8.                              |
| 3:0   | /   | /   | /   |

## APB2 Configuration Register (Default: 0x01000000)

| Offset: 0x0058 |            |             | Register Name: APB2_CFG_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:26          | /          | /           | /  |
| 25:24          | R/W        | 0x1         | APB2_CLK_SRC_SEL.<br>APB2 Clock Source Select<br>00: LOSC<br>01: OSC24M<br>1X: PLL_PERIPH.<br>This clock is used for some special module apbclk(UART, TWI). Because these modules need special clock rate even if the apb1clk changed. |
| 23:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_RAT_N<br>Clock Per Divide Ratio (n)<br>00: /1  |

|      |     |     |   |
|------|-----|-----|---|
|      |     |     | 01: /2<br>10: /4<br>11: /8.   |
| 15:5 | /   | /   | /   |
| 4:0  | R/W | 0x0 | CLK_RAT_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32. |

## Bus Clock Gating Register 0 (Default: 0x00000000)

| Offset: 0x0060 |            |             | Register Name: BUS_CLK_GATING_REG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | /          | /           | /   |
| 29             | R/W        | 0x0         | USBOHCI_GATING.<br>Gating Clock for USB OHCI<br>0: Mask<br>1: Pass.       |
| 27:28          | /          | /           | /   |
| 26             | R/W        | 0x0         | USBEHCI_GATING.<br>Gating Clock For USB EHCI<br>0: Mask<br>1: Pass.       |
| 25             | /          | /           | /   |
| 24             | R/W        | 0x0         | USBDRD_GATING.<br>Gating Clock For USB DRD<br>0: Mask<br>1: Pass.         |
| 23:22          | /          | /           | /   |
| 21             | R/W        | 0x0         | SPI1_GATING.<br>Gating Clock For SPI1<br>0: Mask<br>1: Pass.              |
| 20             | R/W        | 0x0         | SPI0_GATING.<br>Gating Clock For SPI0<br>0: Mask<br>1: Pass.              |
| 19             | R/W        | 0x0         | HSTMR_GATING.<br>Gating Clock For High Speed Timer<br>0: Mask<br>1: Pass. |
| 18:15          | /          | /           | /   |
| 14             | R/W        | 0x0         | DRAM_GATING.  |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | Gating Clock For DRAM<br>0: Mask<br>1: Pass.                        |
| 13    | R/W | 0x0 | NAND_GATING.<br>Gating Clock For NAND<br>0: Mask<br>1: Pass.        |
| 12:11 | /   | /   | /   |
| 10    | R/W | 0x0 | MMC2_GATING.<br>Gating Clock For MMC2<br>0: Mask<br>1: Pass.        |
| 9     | R/W | 0x0 | MMC1_GATING.<br>Gating Clock For MMC1<br>0: Mask<br>1: Pass.        |
| 8     | R/W | 0x0 | MMC0_GATING.<br>Gating Clock For MMC0<br>0: Mask<br>1: Pass.        |
| 7     | /   | /   | /   |
| 6     | R/W | 0x0 | DMA_GATING.<br>Gating Clock For DMA<br>0: Mask<br>1: Pass.          |
| 5     | R/W | 0x0 | SS_GATING.<br>Gating Clock For SS<br>0: Mask<br>1: Pass.            |
| 4:2   | /   | /   | /   |
| 1     | R/W | 0x0 | MIPIDSI_GATING.<br>Gating Clock For MIPI DSI<br>0: Mask<br>1: Pass. |
| 0     | /   | /   | /   |

## Bus Clock Gating Register 1 (Default: 0x00000000)

| Offset: 0x0064 |            |             | Register Name: BUS_CLK_GATING_REG1  |
|----------------|------------|-------------|-------------------------------------|
| Bit            | Read/Write | Default/Hex | Description                         |
| 31:25          | /          | /           | /                                   |
| 26             | R/W        | 0x0         | SAT_GATING.<br>Gating Clock For SAT |

|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | 0: Mask<br>1: Pass.  |
| 25    | R/W | 0x0 | DRC_GATING.<br>Gating Clock For DRC<br>0: Mask<br>1: Pass.           |
| 24:23 | /   | /   | /  |
| 22    | R/W | 0x0 | SPINLOCK_GATING.<br>Gating Clock For SPINLOCK<br>0: Mask<br>1: Pass. |
| 21    | R/W | 0x0 | MSGBOX_GATING.<br>Gating Clock For MSGBOX<br>0: Mask<br>1: Pass.     |
| 20    | R/W | 0x0 | GPU_GATING.<br>Gating Clock For GPU<br>0: Mask<br>1: Pass.           |
| 19:15 | /   | /   | /  |
| 14    | R/W | 0x0 | FE_GATING.<br>Gating Clock For DE-FE<br>0: Mask<br>1: Pass.          |
| 13    |     |     |  |
| 12    | R/W | 0x0 | BE_GATING.<br>Gating Clock For DE-BE<br>0: Mask<br>1: Pass.          |
| 11:9  | /   | /   | /  |
| 8     | R/W | 0x0 | CSI_GATING.<br>Gating Clock For CSI<br>0: Mask<br>1: Pass.           |
| 7:5   | /   | /   | /  |
| 4     | R/W | 0x0 | LCD_GATING.<br>Gating Clock For LCD<br>0: Mask<br>1: Pass.           |
| 3:1   | /   | /   | /  |
| 0     | R/W | 0x0 | VE_GATING.<br>Gating Clock For VE<br>0: Mask                         |

|  |  |  |          |
|--|--|--|----------|
|  |  |  | 1: Pass. |
|--|--|--|----------|

## Bus Clock Gating Register 2 (Default: 0x00000000)

| Offset: 0x0068 |            |             | Register Name: BUS_CLK_GATING_REG2                                  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:14          | /          | /           | /   |
| 13             | R/W        | 0x0         | DAUDIO1_GATING.<br>Gating Clock For DAUDIO 1<br>0: Mask<br>1: Pass. |
| 12             | R/W        | 0x0         | DAUDIO0_GATING.<br>Gating Clock For DAUDIO 0<br>0: Mask<br>1: Pass. |
| 11:6           | /          | /           | /   |
| 5              | R/W        | 0x0         | PIO_GATING.<br>Gating Clock For PIO<br>0: Mask<br>1: Pass.          |
| 4:1            | /          | /           | /   |
| 0              | R/W        | 0x0         | ADDA_GATING.<br>Gating Clock For ADDA<br>0: Mask<br>1: Pass.        |

## Bus Clock Gating Register 3 (Default: 0x00000000)

| Offset: 0x006C |            |             | Register Name: BUS_CLK_GATING_REG3                             |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:21          | /          | /           | /.   |
| 20             | R/W        | 0x0         | UART4_GATING.<br>Gating Clock For UART4<br>0: Mask<br>1: Pass. |
| 19             | R/W        | 0x0         | UART3_GATING.<br>Gating Clock For UART3<br>0: Mask<br>1: Pass. |
| 18             | R/W        | 0x0         | UART2_GATING.<br>Gating Clock For UART2<br>0: Mask<br>1: Pass. |

|      |     |     |  |
|------|-----|-----|--|
| 17   | R/W | 0x0 | UART1_GATING.<br>Gating Clock For UART1<br>0: Mask<br>1: Pass. |
| 16   | R/W | 0x0 | UART0_GATING.<br>Gating Clock For UART0<br>0: Mask<br>1: Pass. |
| 15:3 | /   | /   | /  |
| 2    | R/W | 0x0 | TWI2_GATING.<br>Gating Clock For TWI2<br>0: Mask<br>1: Pass.   |
| 1    | R/W | 0x0 | TWI1_GATING.<br>Gating Clock For TWI1<br>0: Mask<br>1: Pass.   |
| 0    | R/W | 0x0 | TWI0_GATING.<br>Gating Clock For TWI0<br>0: Mask<br>1: Pass.   |

## NAND Clock Register (Default: 0x00000000)

| Offset: 0x0080 |            | Register Name: NAND_CLK_REG |  |
|----------------|------------|-----------------------------|--|
| Bit            | Read/Write | Default/Hex                 | Description  |
| 31             | R/W        | 0x0                         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider N/Divider M. |
| 30:26          | /          | /                           | /  |
| 25:24          | R/W        | 0x0                         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.  |
| 23:18          | /          | /                           | /  |
| 17:16          | R/W        | 0x0                         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4   |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | 11: /8.  |
| 15:4 | /   | /   | /  |
| 3:0  | R/W | 0x0 | CLK_DIV_RATIO_M<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider M is from 1 to 16. |

## SDMMC0 Clock Register (Default: 0x00000000)

| Offset: 0x0088 |            |             | Register Name: SDMMC0_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider N/Divider M.       |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.  |
| 23             | /          | /           | /  |
| 22:20          | R/W        | 0x0         | SAMPLE_CLK_PHASE_CTR.<br>Sample Clock Phase Control.<br>The sample clock phase delay is based on the number of source clock that is from 0 to 7. |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.  |
| 15:11          | /          | /           | /  |
| 10:8           | R/W        | 0x0         | OUTPUT_CLK_PHASE_CTR.<br>Output Clock Phase Control.<br>The output clock phase delay is based on the number of source clock that is from 0 to 7. |
| 7:4            | /          | /           | /  |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is  |

|  |  |  |               |
|--|--|--|---------------|
|  |  |  | from 1 to 16. |
|--|--|--|---------------|

## SDMMC1 Clock Register (Default: 0x00000000)

| Offset: 0x008C |            |             | Register Name: SDMMC1_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK= Clock Source/Divider N/Divider M.        |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.  |
| 23             | /          | /           | /  |
| 22:20          | R/W        | 0x0         | SAMPLE_CLK_PHASE_CTR.<br>Sample Clock Phase Control.<br>The sample clock phase delay is based on the number of source clock that is from 0 to 7. |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre-Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.  |
| 15:11          | /          | /           | /  |
| 10:8           | R/W        | 0x0         | OUTPUT_CLK_PHASE_CTR.<br>Output Clock Phase Control.<br>The output clock phase delay is based on the number of source clock that is from 0 to 7. |
| 7:4            | /          | /           | /  |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                            |

## SDMMC2 Clock Register (Default: 0x00000000)

| Offset: 0x0090 |            |             | Register Name: SDMMC2_CLK_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>If SDMMC2 is in old mode, SCLK = Clock Source/Divider N/Divider M.<br>If SDMMC2 is in new mode, SCLK= Clock Source/Divider N/Divider M/2. |
| 30             | R/W        | 0x0         | MMC2_MODE_SELECT.<br>0: Old Mode<br>1: New Mode.  |
| 29:26          | /          | /           | /   |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.   |
| 23             | /          | /           | /   |
| 22:20          | R/W        | 0x0         | CLK_PHASE_CTR.<br>Sample Clock Phase Control.<br>The sample clock phase delay is based on the number of source clock that is from 0 to 7.   |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.   |
| 15:11          | /          | /           | /   |
| 10:8           | R/W        | 0x0         | OUTPUT_CLK_PHASE_CTR.<br>Output Clock Phase Control.<br>The output clock phase delay is based on the number of source clock that is from 0 to 7.  |
| 7:4            | /          | /           | /   |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is   |

|  |  |  |               |
|--|--|--|---------------|
|  |  |  | from 1 to 16. |
|--|--|--|---------------|

## SS Clock Register (Default: 0x00000000)

| Offset: 0x009C |            |             | Register Name: SS_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider N/Divider M. |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.  |
| 23:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.  |
| 15:4           | /          | /           | /  |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                      |

## SPI0 Clock Register (Default: 0x00000000)

| Offset: 0x00A0 |            |             | Register Name: SPI0_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider N/Divider M. |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M  |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 01: PLL_PERIPH<br>1X: /.  |
| 23:18 | /   | /   | /   |
| 17:16 | R/W | 0x0 | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.                               |
| 15:4  | /   | /   | /   |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16. |

## SPI1 Clock Register (Default: 0x00000000)

| Offset: 0x00A4 |            |             | Register Name: SPI1_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>SCLK= Clock Source/Divider N/Divider M. |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH<br>1X: /.  |
| 23:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (n)<br>00: /1<br>01: /2<br>10: /4<br>11: /8.  |
| 15:4           | /          | /           | /  |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                    |

## DAUDIO0 Clock Register (Default: 0x00000000)

| Offset: 0x00B0 |            |             | Register Name: DAUDIO0_CLK_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.     |
| 30:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_SRC_SEL.<br>00: PLL_AUDIO (8X)<br>01: PLL_AUDIO(8X)/2<br>10: PLL_AUDIO(8X)/4<br>11: PLL_AUDIO. |
| 15:0           | /          | /           | /.   |

## DAUDIO1 Clock Register (Default: 0x00000000)

| Offset: 0x00B4 |            |             | Register Name: DAUDIO1_CLK_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.     |
| 30:18          | /          | /           | /  |
| 17:16          | R/W        | 0x0         | CLK_SRC_SEL.<br>00: PLL_AUDIO (8X)<br>01: PLL_AUDIO(8X)/2<br>10: PLL_AUDIO(8X)/4<br>11: PLL_AUDIO. |
| 15:0           | /          | /           | /  |

## USBPHY Configuration Register (Default: 0x00000000)

| Offset: 0x00CC |            |             | Register Name: USBPHY_CFG_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:18          | /          | /           | /  |
| 17             | /          | /           | /  |
| 16             | R/W        | 0x0         | SCLK_GATING_OHCI.<br>Gating Special Clock For OHCI<br>0: Clock is OFF<br>1: Clock is ON. |
| 15:12          | /          | /           | /  |

|     |     |     |   |
|-----|-----|-----|---|
| 11  | R/W | 0   | SCLK_GATING_12M<br>Gating Special 12M Clock For HSIC<br>0: Clock is OFF<br>1: Clock is ON.<br>The special 12M clock = OSC24M/2. |
| 10  | R/W | 0   | SCLK_GATING_HSIC<br>Gating Special Clock For HSIC<br>0: Clock is OFF<br>1: Clock is ON.<br>The special clock is from PLL_HSIC.  |
| 9   | R/W | 0x0 | SCLK_GATING_USBPHY1.<br>Gating Special Clock For USB PHY1(EHCI0,OHCI0)<br>0: Clock is OFF<br>1: Clock is ON.                    |
| 8   | R/W | 0x0 | SCLK_GATING_USBPHY0.<br>Gating Special Clock For USB PHY0(USB DRD)<br>0: Clock is OFF<br>1: Clock is ON.                        |
| 7:3 | /   | /   | /   |
| 2   | R/W | 0   | USBHSIC_RST<br>USB HSIC Reset Control<br>0: Assert<br>1: De-assert.   |
| 1   | R/W | 0x0 | USBPHY1_RST.<br>USB PHY1 Reset Control<br>0: Assert<br>1: De-assert.  |
| 0   | R/W | 0x0 | USBPHY0_RST.<br>USB PHY0 Reset Control<br>0: Assert<br>1: De-assert.  |

## DRAM Configuration Register (Default: 0x00000001)

| Offset: 0X00F4 |            |             | Register Name: DRAM_CFG_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | DRAM_CTR_RST.<br>DRAM Controller Reset For S_CLK Domain.<br>0: Assert<br>1: De-assert. |
| 30:15          | /          | /           | /  |
| 16             | R/W        | 0x0         | SDRCLK_UPD.<br>SDRCLK Configuration 0 update.  |

|      |     |     |   |
|------|-----|-----|---|
|      |     |     | 0:Invalid<br>1:Valid.<br><br>Note: Set this bit will validate Configuration 0. It will be auto cleared after the Configuration 0 is valid.<br>The DRAMCLK Source is from PLL_DDR. |
| 15:4 | /   | /   | /   |
| 3:0  | R/W | 0x1 | DRAM_DIV_M.<br><br>DRAMCLK Divider of Configuration.<br><br>The clock is divided by (m+1). The divider should be from 2 to 16.  |

## PLL\_DDR Configuration Register (Default: 0x00000030)

| Offset: 0X00F8 |            |             | Register Name: PLL_DDR_CFG_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:17          | /          | /           | /   |
| 16             | R/W        | 0x0         | PLL_DDR_SRC_SELECT.<br><br>0: PLL_DDR0<br>1: PLL_DDR1.  |
| 15:13          | /          | /           | /   |
| 12             | R/W        | 0x0         | PLL_DDR1_MODE.<br><br>0: Normal Mode<br>1: Continuously Frequency Scale.  |
| 11:7           | /          | /           | /   |
| 6:4            | R/W        | 0x3         | PLL_DDR1_PHASE_COMPENSATE.<br><br>The value of bit[6:4] is based on 24M clock, then the default PLL_DDR phase compensate is (3/24000000) s.   |
| 3:0            | R/W        | 0x0         | PLL_DDR1_STEP.<br><br>0000: 0.004MHz/us (576/2^17)<br>0001: 0.008MHz/us (576/2^16)<br>0010: 0.016MHz/us (576/2^15)<br>0011: 0.032MHz/us (576/2^14)<br>0100: 0.064MHz/us (576/2^13)<br>0101: 0.128MHz/us (576/2^12)<br>0110: 0.256MHz/us (576/2^11)<br>0111: 0.512MHz/us (576/2^10)<br>1000: 1.024MHz/us (576/2^9)<br>1001: 2.048MHz/us (576/2^8)<br>Others: 0.004MHz/us (576/2^17). |

## MBUS Reset Register (Default: 0x80000000)

| Offset: 0X00FC |            |             | Register Name: MBUS_RST_REG                                   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x1         | MBUS_RESET.<br>0: Reset Mbus Domain<br>1: Assert Mbus Domain. |
| 30:0           | /          | /           | /   |

## DRAM Clock Gating Register (Default: 0x00000000)

| Offset: 0x0100 |            |             | Register Name: DRAM_CLK_GATING_REG                                       |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:27          | /          | /           | /  |
| 26             | R/W        | 0x0         | BE_DCLK_GATING.<br>Gating DRAM Clock For DE_BE<br>0: Mask<br>1: Pass.    |
| 25             | /          | /           | /  |
| 24             | R/W        | 0x0         | FE_DCLK_GATING.<br>Gating DRAM Clock For DE_FE<br>0: Mask<br>1: Pass.    |
| 23:17          | /          | /           | /.   |
| 16             | R/W        | 0x0         | DRC_DCLK_GATING.<br>Gating DRAM Clock For IEP DRC<br>0: Mask<br>1: Pass. |
| 15:2           | /          | /           | /  |
| 1              | R/W        | 0x0         | CSI_DCLK_GATING.<br>Gating DRAM Clock For CSI<br>0: Mask<br>1: Pass.     |
| 0              | R/W        | 0x0         | VE_DCLK_GATING.<br>Gating DRAM Clock For VE<br>0: Mask<br>1: Pass.       |

## BE Clock Register (Default: 0x00000000)

| Offset: 0X0104 |            |             | Register Name: BE_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>This special clock = Clock Source/Divider M.                     |
| 30:27          | /          | /           | /  |
| 26:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>000: PLL_VIDEO<br>001: /<br>010: PLL_PERIPH(2X)<br>011: PLL_GPU<br>100: /<br>101: PLL_DE<br>110/111: /. |
| 23:4           | /          | /           | /  |
| 3:0            | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                          |

## FE Clock Register (Default: 0x00000000)

| Offset: 0X010C |            |             | Register Name: FE_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider M.     |
| 30:27          | /          | /           | /  |
| 26:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>000: PLL_VIDEO<br>001: /<br>010: PLL_PERIPH(2X)<br>011: PLL_GPU<br>100: / |

|      |     |     |   |
|------|-----|-----|---|
|      |     |     | 101:PLL_DE<br>110/111:/.  |
| 23:4 | /   | /   | /   |
| 3:0  | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16. |

## LCD Channel0 Clock Register (Default: 0x00000000)

| Offset: 0X0118 |            |             | Register Name: LCD_CH0_CLK_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.  |
| 30:27          | /          | /           | /   |
| 26:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>000: PLL_VIDEO(1X)<br>001: /<br>010: PLL_VIDEO(2X)<br>011: /<br>100: PLL_MIPI<br>101~111: /. |
| 23:0           | /          | /           | /   |

## LCD Channel1 Clock Register (Default: 0x00000000)

| Offset: 0X012C |            |             | Register Name: LCD_CH1_CLK_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/ Divider M. |
| 30:26          | /          | /           | /   |
| 25:24          | R/W        | 0x0         | SCLK_SEL.<br>Special Clock Source Select<br>00: PLL_VIDEO(1X)<br>01: /<br>10: PLL_VIDEO(2X)<br>11: /.         |

|      |     |     |  |
|------|-----|-----|--|
| 23:4 | /   | /   | /  |
| 3:0  | R/W | 0x0 | <p>CLK_DIV_RATIO_M.<br/>           Clock divide ratio (m)<br/>           The pre-divided clock is divided by (m+1). The divider is from 1 to 16.</p> |

## CSI Clock Register (Default: 0x00000000)

| Offset: 0x0134 |            |             | Register Name: CSI_CLK_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | <p>CSI_SCLK_GATING.<br/>           Gating Special Clock<br/>           0: Clock is OFF<br/>           1: Clock is ON.<br/>           SCLK = Special Clock Source/CSI_SCLK_DIV_M.</p>  |
| 30:27          | /          | /           | /   |
| 26:24          | R/W        | 0x0         | <p>SCLK_SRC_SEL.<br/>           Special Clock Source Select<br/>           000: PLL_VIDEO(1X)<br/>           001: /<br/>           010: /<br/>           011: PLL_DE<br/>           100: PLL_MIPI<br/>           101: PLL_VE<br/>           110~111: /.</p> |
| 23:20          | /          | /           | /   |
| 19:16          | R/W        | 0x0         | <p>CSI_SCLK_DIV_M.<br/>           CSI Clock Divide Ratio (m)<br/>           The pre-divided clock is divided by (m+1). The divider is from 1 to 16.</p>   |
| 15             | R/W        | 0x0         | <p>CSI_MCLK_GATING.<br/>           Gating Master Clock<br/>           0: Clock is OFF<br/>           1: Clock is ON.<br/>           SCLK =Master Clock Source/ CSI_MCLK_DIV_M.</p>  |
| 14:11          | /          | /           | /   |
| 10:8           | R/W        | 0x0         | <p>MCLK_SRC_SEL.<br/>           Master Clock Source Select<br/>           000: PLL_VIDEO(1X)<br/>           001: /<br/>           010: /<br/>           011: PLL_DE<br/>           100: /</p>   |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 101: OSC24M<br>110~111: /.  |
| 7:5 | /   | /   | /   |
| 4:0 | R/W | 0x0 | CSI_MCLK_DIV_M.<br>CSI Master Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32. |

### VE Clock Register (Default: 0x00000000)

| Offset: 0X013C |            |             | Register Name: VE_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | VE_SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = PLL_VE /Divider N.                   |
| 30:19          | /          | /           | /.   |
| 18:16          | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock Pre Divide Ratio (N)<br>The select clock source is pre-divided by n+1. The divider is from 1 to 8. |
| 15:0           | /          | /           | /  |

### ADDA Digital Clock Register (Default: 0x00000000)

| Offset: 0X0140 |            |             | Register Name: ADDA_DIG_CLK_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SCLK_1X_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = PLL_AUDIO Output. |
| 30             | R/W        | 0x0         | SCLK_4X_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK= PLL_AUDIO Output.  |
| 29:0           | /          | /           | /   |

## AVS Clock Register (Default: 0x00000000)

| Offset: 0X0144 |            |             | Register Name: AVS_CLK_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK= OSC24M. |
| 30:0           | /          | /           | /   |

## MBUS Clock Register (Default: 0x00000000)

| Offset: 0X015C |            |             | Register Name: MBUS_CLK_REG  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | MBUS_SCLK_GATING.<br>Gating Clock For MBUS<br>0: Clock is OFF<br>1: Clock is ON.<br>MBUS_CLOCK = Clock Source/Divider M  |
| 30:26          | /          | /           | /  |
| 25:24          | R/W        | 0x0         | MBUS_SCLK_SRC<br>Clock Source Select<br>00: OSC24M<br>01: PLL_PERIPH(2X)<br>10: PLL_DDR0<br>11: PLL_DDR1.  |
| 23:3           | /          | /           | /  |
| 2:0            | R/W        | 0x0         | MBUS_SCLK_RATIO_M<br>Clock Divide Ratio (M)<br>The divided clock is divided by (M+1). The divider is from 1 to 8.<br>The divide ratio must be changed smoothly.<br>Note: If the clock has been changed ,it must wait for at least 16 cycles. |

## MIPI\_DSI Clock Register (Default: 0x00000000)

| Offset: 0x0168 |            |             | Register Name: MIPI_DSI_CLK_REG              |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description                                  |
| 31             | R/W        | 0x0         | DSI_SCLK_GATING.<br>Gating DSI Special Clock |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 0: Clock is OFF<br>1: Clock is ON.<br>DSI Special clock(test clock) = Clock Source/DSI_SCLK_DIV_M.                                    |
| 30:26 | /   | /   | /   |
| 25:24 | R/W | 0x0 | DSI_SCLK_SRC_SEL.<br>DSI Special Clock Source Select<br>00: PLL_VIDEO(1X)<br>01: /<br>10: PLL_VIDEO(2X).<br>11: /.                    |
| 23:20 | /   | /   | /   |
| 19:16 | R/W | 0x0 | DSI_SCLK_DIV_M.<br>DSI Special Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.      |
| 15    | R/W | 0x0 | DSI_DPHY_GATING.<br>Gating DSI DPHY Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>This DSI DPHY clock =Clock Source/ DPHY_CLK_DIV_M. |
| 14:10 | /   | /   | /   |
| 9:8   | R/W | 0x0 | DSI_DPHY_SRC_SEL.<br>DSI DPHY Clock Source Select.<br>00: PLL_VIDEO(1X)<br>01: /<br>10: PLL_PERIPH<br>11: /.                          |
| 7:4   | /   | /   | /.  |
| 3:0   | R/W | 0x0 | DPHY_CLK_DIV_M.<br>DSI DPHY Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.         |

## DRC Clock Register (Default: 0x00000000)

| Offset: 0X0180 |            |             | Register Name: DRC_CLK_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source/Divider M. |

|       |     |     |  |
|-------|-----|-----|--|
| 30:27 | /   | /   | /  |
| 26:24 | R/W | 0x0 | CLK_SRC_SEL.<br>Clock Source Select<br>000: PLL_VIDEO(1X)<br>001: /<br>010: PLL_PERIPH(2X)<br>011: PLL_GPU<br>100:/<br>101:PLL_DE<br>110/111:/ |
| 23:4  | /   | /   | /  |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                          |

## GPU Clock Register (Default: 0x00000000)

| Offset: 0x01A0 |            |             | Register Name: GPU_CLK_REG   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SCLK_GATING.<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK= PLL-GPU/Divider N.   |
| 30:3           | /          | /           | /.   |
| 2:0            | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (N)<br>The select clock source is pre-divided by( n+1). The divider is from 1 to 8. |

## ATS Clock Register (Default: 0x80000000)

| Offset: 0X01B0 |            |             | Register Name: ATS_CLK_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x1         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON.<br>SCLK = Clock Source /Divider M. |
| 30:26          | /          | /           | /   |
| 25:24          | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M   |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | 01: PLL_PERIPH<br>1X: /.   |
| 23:3 | /   | /   | /  |
| 2:0  | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock Divide Ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 8. |

### PLL Stable Time Register0 (Default: 0x000000FF)

| Offset: 0x0200 |            |             | Register Name: PLL_STABLE_TIME_REG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:16          | /          | /           | /  |
| 15:0           | R/W        | 0x00FF      | PLL_LOCK_TIME<br>PLL Lock Time (Unit: us).<br>Note: When any PLL (except PLL_CPU) is enabled or changed, the corresponding PLL lock bit will be set after the PLL Lock Time. |

### PLL Stable Time Register 1 (Default: 0x000000FF)

| Offset: 0x0204 |            |             | Register Name: PLL_STABLE_TIME_REG1   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:16          | /          | /           | /   |
| 15:0           | R/W        | 0x00FF      | PLL_CPU_LOCK_TIME<br>PLL_CPU Lock Time (Unit: us).<br>Note: When PLL_CPU is enabled or changed, the PLL_CPU lock bit will be set after the PLL_CPU Lock Time. |

### PLL\_CPUX Bias Register (Default: 0x08100200)

| Offset: 0x0220 |            |             | Register Name: PLL_CPUX_BIAS_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | VCO_RST.<br>VCO reset in.   |
| 30:29          | /          | /           | /   |
| 28             | R/W        | 0x0         | EXG_MODE.<br>Exchange Mode.<br>Note: CPU PLL source will select PLL_PERIPH instead of PLL_CPU |
| 27:24          | R/W        | 0x8         | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[3:0].  |
| 23:21          | /          | /           | /   |

|       |     |      |   |
|-------|-----|------|---|
| 20:16 | R/W | 0x10 | PLL_BIAS_CUR_CTRL.<br>PLL Bias Current Control[4:0].    |
| 15:11 | /   | /    | /   |
| 10:8  | R/W | 0x2  | PLL_LOCK_CTRL.<br>PLL Lock Time Control[2:0].           |
| 7:4   | /   | /    | /   |
| 3:0   | R/W | 0x0  | PLL_DAMP_FACT_CTRL.<br>PLL Damping Factor Control[3:0]. |

### PLL\_AUDIO Bias Register (Default: 0x10100000)

| Offset: 0x0224 |            |             | Register Name: PLL_AUDIO_BIAS_REG           |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description                                 |
| 31:29          | /          | /           | /   |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS.<br>PLL VCO Bias Current[4:0]. |
| 23:21          | /          | /           | /   |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CUR.<br>PLL Bias Current[4:0].     |
| 15:0           | /          | /           | /   |

### PLL\_VIDEO Bias Register (Default: 0x10100000)

| Offset: 0x0228 |            |             | Register Name: PLL_VIDEO_BIAS_REG                         |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:29          | /          | /           | /   |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0].          |
| 23:21          | /          | /           | /   |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CTRL.<br>PLL Bias Control[4:0].                  |
| 15:3           | /          | /           | /   |
| 2:0            | R/W        | 0x0         | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[2:0]. |

### PLL\_VE Bias Register (Default: 0x10100000)

| Offset: 0x022C |            |             | Register Name: PLL_VE_BIAS_REG                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description                                      |
| 31:29          | /          | /           | /  |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0]. |
| 23:21          | /          | /           | /  |

|       |     |      |   |
|-------|-----|------|---|
| 20:16 | R/W | 0x10 | PLL_BIAS_CTRL.<br>PLL Bias Control[4:0].                  |
| 15:3  | /   | /    | /   |
| 2:0   | R/W | 0x0  | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[2:0]. |

## PLL\_DDR0 Bias Register (Default: 0x81104000)

| Offset: 0x0230 |            |             | Register Name: PLL_DDR0_BIAS_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:28          | R/W        | 0x8         | PLL_VCO_BIAS.<br>PLL VCO Bias[3:0].   |
| 27:26          | /          | /           | /.  |
| 25             | R/W        | 0x0         | PLL_VCO_GAIN_CTRL_EN.<br>PLL VCO Gain Control Enable.<br>0: Disable<br>1: Enable. |
| 24             | R/W        | 0x1         | PLL_BANDW_CTRL.<br>PLL Band Width Control.<br>0: Narrow<br>1: Wide.               |
| 23:21          | /          | /           | /   |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CUR_CTRL.<br>PLL Bias Current Control.                                   |
| 15             | /          | /           | /   |
| 14:12          | R/W        | 0x4         | PLL_VCO_GAIN_CTRL.<br>PLL VCO Gain Control Bit[2:0].                              |
| 11:4           | /          | /           | /   |
| 3:0            | R/W        | 0x0         | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[3:0].                         |

## PLL\_PERIPH Bias Register (Default: 0x10100010)

| Offset: 0x0234 |            |             | Register Name: PLL_PERIPH_BIAS_REG              |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description                                     |
| 31:29          | /          | /           | /   |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS.<br>PLL VCO Bias[4:0].             |
| 23:21          | /          | /           | /   |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CUR_CTRL.<br>PLL Bias Current Control. |
| 15:5           | /          | /           | /   |
| 4              | R/W        | 0x1         | PLL_BANDW_CTRL.                                 |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | PLL Band Width Control.<br>0: Narrow<br>1: Wide.          |
| 3:2 | /   | /   | /   |
| 1:0 | R/W | 0x0 | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[1:0]. |

### **PLL\_GPU Bias Register (Default: 0x10100000)**

| Offset: 0x023C |            |             | Register Name: PLL_GPU_BIAS_REG                           |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:29          | /          | /           | /.  |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0].          |
| 23:21          | /          | /           | /.  |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CTRL.<br>PLL Bias Control[4:0].                  |
| 15:3           | /          | /           | /.  |
| 2:0            | R/W        | 0x0         | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[2:0]. |

### **PLL\_MIPI Bias Register (Default: 0xA8100400)**

| Offset: 0x0240 |            |             | Register Name: PLL_MIPI_BIAS_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x1         | VCO_RST.<br>VCO Reset In.   |
| 30:28          | R/W        | 0x2         | PLLVDD_LDO_OUT_CTRL.<br>PLLVDD LDO Output Control.<br>000:1.10v<br>001:1.15v<br>010:1.20v<br>011:1.25v<br>100: 1.30v<br>101:1.35v<br>110:1.40v<br>111:1.45v |
| 27:24          | R/W        | 0x8         | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control [3:0].   |
| 23:21          | /          | /           | /   |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CUR_CTRL.<br>PLL Bias Current Control[4:0].  |
| 15:11          | /          | /           | /   |

|      |     |     |  |
|------|-----|-----|--|
| 10:8 | R/W | 0x4 | PLL_LOCK_CTRL.<br>PLL Lock Time Control[2:0].      |
| 7:1  | /   | /   | /  |
| 0    | R/W | 0x0 | PLL_DAMP_FACT_CTRL.<br>PLL Damping Factor Control. |

### PLL\_HSIC Bias Register (Default: 0x10100000)

| Offset: 0x0244 |            |             | Register Name: PLL_HSIC_BIAS_REG                          |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:29          | /          | /           | /.  |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0].          |
| 23:21          | /          | /           | /.  |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CTRL.<br>PLL Bias Control[4:0].                  |
| 15:3           | /          | /           | /.  |
| 2:0            | R/W        | 0x0         | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[2:0]. |

### PLL\_DE Bias Register (Default: 0x10100000)

| Offset: 0x0248 |            |             | Register Name: PLL_DE_BIAS_REG                            |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:29          | /          | /           | /.  |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0].          |
| 23:21          | /          | /           | /.  |
| 20:16          | R/W        | 0x10        | PLL_BIAS_CTRL.<br>PLL Bias Control[4:0].                  |
| 15:3           | /          | /           | /.  |
| 2:0            | R/W        | 0x0         | PLL_DAMP_FACTOR_CTRL.<br>PLL Damping Factor Control[2:0]. |

### PLL\_DDR1 Bias Register (Default: 0x10010000)

| Offset: 0x024C |            |             | Register Name: PLL_DDR1_BIAS_REG                 |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description                                      |
| 31:29          | /          | /           | /  |
| 28:24          | R/W        | 0x10        | PLL_VCO_BIAS_CTRL.<br>PLL VCO Bias Control[4:0]. |
| 23:21          | /          | /           | /  |
| 20:16          | R/W        | 0x01        | PLL_BIAS_CUR_CTRL.                               |

|      |   |   |                                |
|------|---|---|--------------------------------|
|      |   |   | PLL Bias Current Control[4:0]. |
| 15:0 | / | / | /                              |

### PLL\_CPUX Tuning Register (Default: 0x0A101000)

| Offset: 0x0250 |            |             | Register Name: PLL_CPUX_TUN_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:28          | /          | /           | /   |
| 27             | R/W        | 0x1         | PLL_BAND_WID_CTRL.<br>PLL Band Width Control.<br>0: Narrow<br>1: Wide.    |
| 26             | R/W        | 0x0         | VCO_GAIN_CTRL_EN.<br>VCO Gain Control Enable.<br>0: Disable<br>1: Enable. |
| 25:23          | R/W        | 0x4         | VCO_GAIN_CTRL.<br>VCO Gain Control Bits[2:0].                             |
| 22:16          | R/W        | 0x10        | PLL_INIT_FREQ_CTRL.<br>PLL Initial Frequency Control[6:0].                |
| 15             | R/W        | 0x0         | C_OD.<br>C-Reg-Od For Verify.   |
| 14:8           | R/W        | 0x10        | C_B_IN.<br>C-B-In[6:0] For Verify.  |
| 7              | R/W        | 0x0         | C_OD1.<br>C-Reg-Od1 For Verify.   |
| 6:0            | R          | 0x0         | C_B_OUT.<br>C-B-Out[6:0] For Verify.                                      |

### PLL\_DDR0 Tuning Register (Default: 0x14880000)

| Offset: 0x0260 |            |             | Register Name: PLL_DDR0_TUN_REG                                |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:29          | /          | /           | /  |
| 28             | R/W        | 0x1         | VREG1_OUT_EN.<br>Vreg1 Out Enable.<br>0: Disable<br>1: Enable. |
| 27             | /          | /           | /  |
| 26:24          | R/W        | 0x4         | PLL_LTME_CTRL.<br>PLL Lock Time Control[2:0].                  |
| 23             | R/W        | 0x0         | VCO_RST.<br>VCO Reset In.                                      |

|       |     |      |  |
|-------|-----|------|--|
| 22:16 | R/W | 0x10 | PLL_INIT_FREQ_CTRL.<br>PLL Initial Frequency Control[6:0]. |
| 15    | R/W | 0x0  | OD1.<br>Reg-Od1 For Verify.                                |
| 14:8  | R/W | 0x10 | B_IN.<br>B-In[6:0] For Verify.                             |
| 7     | R/W | 0x0  | OD.<br>Reg-Od For Verify.                                  |
| 6:0   | R   | 0x0  | B_OUT.<br>B-Out[6:0] For Verify.                           |

### PLL\_MIPI Tuning Register (Default: 0x8A002000)

| Offset: 0x0270 |            |             | Register Name: PLL_MIPI_TUN_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x1         | PLL_INPUT_POWER_SEL.<br>0:2.5V<br>1:3.3V.                                 |
| 30             | /          | /           | /   |
| 29:28          | R/W        | 0x0         | VREG_OUT_EN.<br>For Verify  |
| 27             | R/W        | 0x1         | PLL_BAND_WID_CTRL.<br>PLL Band Width Control.<br>0: Narrow<br>1: Wide.    |
| 26             | R/W        | 0x0         | VCO_GAIN_CTRL_EN.<br>VCO Gain Control Enable.<br>0: Disable<br>1: Enable. |
| 25:23          | R/W        | 0x4         | VCO_GAIN_CTRL.<br>VCO Gain Control Bits[2:0].                             |
| 22             | /          | /           | /   |
| 21:16          | R/W        | 0x0         | CNT_INT.<br>For Verify[5:0].  |
| 15             | R/W        | 0x0         | C_OD.<br>C-Reg-Od For Verify  |
| 14             | /          | /           | /   |
| 13:8           | R/W        | 0x20        | C_B_IN.<br>C-B-In[5:0] For Verify   |
| 7              | R/W        | 0x0         | C_OD1.<br>C-Reg-Od1 For Verify  |
| 6              | /          | /           | /   |
| 5:0            | R          | 0x0         | C_B_OUT.  |

|  |  |  |                         |
|--|--|--|-------------------------|
|  |  |  | C-B-Out[5:0] For Verify |
|--|--|--|-------------------------|

## PLL\_CPUX Pattern Control Register (Default: 0x00000000)

| Offset: 0x0280 |            |             | Register Name: PLL_CPUX_PAT_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0           | R/W        | 0x0         | WAVE_BOT.<br>Wave Bottom.   |

## PLL\_AUDIO Pattern Control Register (Default: 0x00000000)

| Offset: 0x0284 |            |             | Register Name: PLL_AUDIO_PAT_CTRL_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz                                     |

|      |     |     |                           |
|------|-----|-----|---------------------------|
|      |     |     | 10: 32.5KHz<br>11: 33KHz. |
| 16:0 | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom. |

### **PLL\_VIDEO Pattern Control Register (Default: 0x00000000)**

| Offset: 0x0288 |            |             | Register Name: PLL_VIDEO_PAT_CTRL_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0           | R/W        | 0x0         | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_VE Pattern Control Register (Default: 0x00000000)**

| Offset: 0x028C |            |             | Register Name: PLL_VE_PAT_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.   |

|      |     |     |   |
|------|-----|-----|---|
|      |     |     | Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz. |
| 16:0 | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_DDR0 Pattern Control Register (Default: 0x00000000)**

| Offset: 0x0290 |            |             | Register Name: PLL_DDR0_PAT_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0           | R/W        | 0x0         | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_GPU Pattern Control Register (Default: 0x00000000)**

| Offset: 0x029C |            |             | Register Name: PLL_GPU_PAT_CTRL_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.  |

|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Wave Step.   |
| 19    | /   | /   | /  |
| 18:17 | R/W | 0x0 | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz. |
| 16:0  | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.  |

### **PLL\_MIPI Pattern Control Register (Default: 0x00000000)**

| Offset: 0x02A0 |            |             | Register Name: PLL_MIPI_PAT_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0           | R/W        | 0x0         | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_HSIC Pattern Control Register (Default: 0x00000000)**

| Offset: 0x02A4 |            |             | Register Name: PLL_HSIC_PAT_CTRL_REG                 |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.      |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0 |

|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | 01: DC=1<br>1X: Triangular.  |
| 28:20 | R/W | 0x0 | WAVE_STEP.<br>Wave Step.   |
| 19    | /   | /   | /  |
| 18:17 | R/W | 0x0 | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz. |
| 16:0  | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.  |

### **PLL\_DE Pattern Control Register (Default: 0x00000000)**

| Offset: 0x02A8 |            |             | Register Name: PLL_DE_PAT_CTRL_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable.                                     |
| 30:29          | R/W        | 0x0         | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20          | R/W        | 0x0         | WAVE_STEP.<br>Wave Step.  |
| 19             | /          | /           | /   |
| 18:17          | R/W        | 0x0         | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0           | R/W        | 0x0         | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_DDR1 Pattern Control Register 0 (Default: 0x00000000)**

| Offset: 0x02AC |            |             | Register Name: PLL_DDR1_PAT_CTRL_REG0           |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description                                     |
| 31             | R/W        | 0x0         | SIG_DELT_PAT_EN.<br>Sigma-Delta Pattern Enable. |

|       |     |     |   |
|-------|-----|-----|---|
| 30:29 | R/W | 0x0 | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>1X: Triangular. |
| 28:20 | R/W | 0x0 | WAVE_STEP.<br>Wave Step.  |
| 19    | /   | /   | /   |
| 18:17 | R/W | 0x0 | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz.        |
| 16:0  | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.   |

### **PLL\_DDR1 Pattern Control Register 1(Default: 0x00000000)**

| Offset: 0x02B0 |            |             | Register Name: PLL_DDR1_PAT_CTRL_REG1 |
|----------------|------------|-------------|---------------------------------------|
| Bit            | Read/Write | Default/Hex | Description                           |
| 30:25          | /          | /           | /                                     |
| 24             | R/W        | 0x0         | DITHER_EN.                            |
| 23:21          | /          | /           | /                                     |
| 20             | R/W        | 0x0         | FRAC_EN.                              |
| 19:17          | /          | /           | /                                     |
| 16:0           | R/W        | 0x0         | FRAC_IN.                              |

### **Bus Software Reset Register 0 (Default: 0x00000000)**

| Offset: 0x02C0 |            |             | Register Name: BUS_SOFT_RST_REG0                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | /          | /           | /  |
| 29             | R/W        | 0x0         | USBOHCI_RST.<br>USB OHCI Reset Control<br>0: Assert<br>1: De-assert. |
| 27             | /          | /           | /  |
| 26             | R/W        | 0x0         | USBEHCI_RST.<br>USB EHCI Reset Control<br>0: Assert<br>1: De-assert. |
| 25             | /          | /           | /  |

|       |     |     |  |
|-------|-----|-----|--|
| 24    | R/W | 0x0 | USBDRD_RST.<br>USB DRD Reset Control<br>0: Assert<br>1: De-assert. |
| 23:22 | /   | /   | /  |
| 21    | R/W | 0x0 | SPI1_RST.<br>SPI1 Reset.<br>0: Assert<br>1: De-assert.             |
| 20    | R/W | 0x0 | SPI0_RST.<br>SPI0 Reset.<br>0: Assert<br>1: De-assert.             |
| 19    | R/W | 0x0 | HSTMR_RST.<br>HSTMR Reset.<br>0: Assert<br>1: De-assert.           |
| 18:15 | /   | /   | /  |
| 14    | R/W | 0x0 | SDRAM_RST.<br>SDRAM AHB Reset.<br>0: Assert<br>1: De-assert.       |
| 13    | R/W | 0x0 | NAND_RST.<br>NAND Reset.<br>0: Assert<br>1: De-assert.             |
| 12:11 | /   | /   | /  |
| 10    | R/W | 0x0 | SD2_RST.<br>SD/MMC2 Reset.<br>0: Assert<br>1: De-assert.           |
| 9     | R/W | 0x0 | SD1_RST.<br>SD/MMC1 Reset.<br>0: Assert<br>1: De-assert.           |
| 8     | R/W | 0x0 | SD0_RST.<br>SD/MMC0 Reset.<br>0: Assert<br>1: De-assert.           |
| 7     | /   | /   | /  |
| 6     | R/W | 0x0 | DMA_RST.<br>DMA Reset.<br>0: Assert                                |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 1: De-assert.  |
| 5   | R/W | 0x0 | SS_RST.<br>SS Reset.<br>0: Assert<br>1: De-assert.             |
| 4:2 | /   | /   | /  |
| 1   | R/W | 0x0 | MIPI_DSI_RST.<br>MIPI DSI Reset.<br>0: Assert<br>1: De-assert. |
| 0   | /   | /   | /  |

## Bus Software Reset Register 1 (Default: 0x00000000)

| Offset: 0x02C4 |            |             | Register Name: BUS_SOFT_RST_REG1                               |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:27          | /          | /           | /  |
| 26             | R/W        | 0x0         | SAT_RST.<br>SAT Reset.<br>0: Assert<br>1: De-assert.           |
| 25             | R/W        | 0x0         | DRC_RST.<br>DRC Reset.<br>0: Assert<br>1: De-assert.           |
| 24:23          | /          | /           | /  |
| 22             | R/W        | 0x0         | SPINLOCK_RST.<br>SPINLOCK Reset.<br>0: Assert<br>1: De-assert. |
| 21             | R/W        | 0x0         | MSGBOX_RST.<br>MSGBOX Reset.<br>0: Assert<br>1: De-assert.     |
| 20             | R/W        | 0x0         | GPU_RST.<br>GPU Reset.<br>0: Assert<br>1: De-assert.           |
| 19:15          | /          | /           | /  |
| 14             | R/W        | 0x0         | FE_RST.<br>DE-FE Reset.<br>0: Assert<br>1: De-assert.          |

|      |     |     |   |
|------|-----|-----|---|
| 13   | /   | /   | /   |
| 12   | R/W | 0x0 | BE_RST.<br>DE-BE Reset.<br>0: Assert<br>1: De-assert. |
| 11:9 | /   | /   | /   |
| 8    | R/W | 0x0 | CSI_RST.<br>CSI Reset.<br>0: Assert<br>1: De-assert.  |
| 7:5  | /   | /   |   |
| 4    | R/W | 0x0 | LCD_RST.<br>LCD Reset.<br>0: Assert<br>1: De-assert.  |
| 3:1  | /   | /   | /   |
| 0    | R/W | 0x0 | VE_RST.<br>VE Reset.<br>0: Assert<br>1: De-assert.    |

### Bus Software Reset Register 2 (Default: 0x00000000)

| Offset: 0x02C8 |            |             | Register Name: BUS_SOFT_RST_REG2                       |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:1           | /          | /           | /  |
| 0              | R/W        | 0x0         | LVDS_RST.<br>LVDS Reset.<br>0: Assert<br>1: De-assert. |

### Bus Software Reset Register 3 (Default: 0x00000000)

| Offset: 0x02D0 |            |             | Register Name: BUS_SOFT_RST_REG3                             |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:14          | /          | /           | /.   |
| 13             | R/W        | 0x0         | DAUDIO1_RST.<br>DAUDIO1 Reset.<br>0: Assert<br>1: De-assert. |
| 12             | R/W        | 0x0         | DAUDIO0_RST.<br>DAUDIO0 Reset.<br>0: Assert                  |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | 1: De-assert.  |
| 11:1 | /   | /   | /  |
| 0    | R/W | 0x0 | ADDA_RST.<br>ADDA Reset.<br>0: Assert<br>1: De-assert. |

## Bus Software Reset Register 4 (Default: 0x00000000)

| Offset: 0x02D8 |            |             | Register Name: BUS_SOFT_RST_REG4                         |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:21          | /          | /           | /  |
| 20             | R/W        | 0x0         | UART4_RST.<br>UART4 Reset.<br>0: Assert<br>1: De-assert. |
| 19             | R/W        | 0x0         | UART3_RST.<br>UART3 Reset.<br>0: Assert<br>1: De-assert. |
| 18             | R/W        | 0x0         | UART2_RST.<br>UART2 Reset.<br>0: Assert<br>1: De-assert. |
| 17             | R/W        | 0x0         | UART1_RST.<br>UART1 Reset.<br>0: Assert<br>1: De-assert. |
| 16             | R/W        | 0x0         | UART0_RST.<br>UART0 Reset.<br>0: Assert<br>1: De-assert. |
| 15:3           | /          | /           | /  |
| 2              | R/W        | 0x0         | TWI2_RST.<br>TWI2 Reset.<br>0: Assert<br>1: De-assert.   |
| 1              | R/W        | 0x0         | TWI1_RST.<br>TWI1 Reset.<br>0: Assert<br>1: De-assert.   |
| 0              | R/W        | 0x0         | TWIO_RST.<br>TWIO Reset.                                 |

|  |  |  |                            |
|--|--|--|----------------------------|
|  |  |  | 0: Assert<br>1: De-assert. |
|--|--|--|----------------------------|

## 3.4 CPU

### 3.4.1 Overview

The CPU configuration module features:

- Support software reset control for each CPU core
- Support CPU configuration for each CPU core
- Support a 64-bit common counter

### 3.4.2 CPUCFG Register List

| Module Name | Base Address |
|-------------|--------------|
| CPUCFG      | 0x01F01C00   |

| Register Name     | Offset | Description                     |
|-------------------|--------|---------------------------------|
| /                 | 0x0000 | /                               |
| /                 | 0x000C | /                               |
| /                 | 0x0010 | /                               |
| /                 | 0x0014 | /                               |
| /                 | 0x0018 | /                               |
| /                 | 0x001C | /                               |
| /                 | 0x0020 | /                               |
| /                 | 0x0024 | /                               |
| /                 | 0x0028 | /                               |
| /                 | 0x002C | /                               |
| CPU0_RST_CTRL     | 0x0040 | CPU0 Reset Control              |
| CPU0_CTRL_REG     | 0x0044 | CPU0 Control Register           |
| CPU0_STATUS_REG   | 0x0048 | CPU0 Status Register            |
| CPU1_RST_CTRL     | 0x0080 | CPU1 Reset Control              |
| CPU1_CTRL_REG     | 0x0084 | CPU1 Control Register           |
| CPU1_STATUS_REG   | 0x0088 | CPU1 Status Register            |
| CPU2_RST_CTRL     | 0x00C0 | CPU2 Reset Control              |
| CPU2_CTRL_REG     | 0x00C4 | CPU2 Control Register           |
| CPU2_STATUS_REG   | 0x00C8 | CPU2 Status Register            |
| CPU3_RST_CTRL     | 0x0100 | CPU3 Reset Control              |
| CPU3_CTRL_REG     | 0x0104 | CPU3 Control Register           |
| CPU3_STATUS_REG   | 0x0108 | CPU3 Status Register            |
| CPU_SYS_RST_REG   | 0x0140 | CPU System Reset Register       |
| GENER_CTRL_REG    | 0x0184 | General Control Register        |
| EVENT_IN          | 0x0190 | Event Input Register            |
| SUP_STAN_FLAG_REG | 0x01A0 | Super Standby Flag Register     |
| PRIVATE_REG0      | 0x01A4 | Private Register0               |
| PRIVATE_REG1      | 0x01A8 | Private Register1               |
| CNT64_CTRL_REG    | 0x0280 | 64-Bit Counter Control Register |
| CNT64_LOW_REG     | 0x0284 | 64-Bit Counter Low Register     |
| CNT64_HIGH_REG    | 0x0288 | 64-Bit Counter High Register    |

### 3.4.3 CPUCFG Register Description

#### CPU0 Reset Control (Default: 0x00000003)

| Offset: 0x40 |            |             | Register Name: CPU0_RST_CTRL   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:2         | /          | /           | /.   |
| 1            | R/W        | 0x1         | CPU0_CORE_RST.<br>These are the primary reset signals which initialize the processor logic in the processor power domains, not including the debug, breakpoint and watchpoint logic.<br>0: assert<br>1: de-assert.   |
| 0            | R/W        | 0x1         | CPU0_RESET.<br>CPU0 Reset Assert.<br>These power-on reset signals initialize all the processor logic, including CPU Debug, and breakpoint and watch point logic in the processor power domains. They do not reset debug logic in the debug power domain.<br>0: assert<br>1: de-assert. |

#### CPU0 Control Register (Default: 0x00000000)

| Offset: 0x44 |            |             | Register Name: CPU0_CTRL_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:1         | /          | /           | /  |
| 0            | R/W        | 0x0         | CPU0_CP15_WRITE_DISABLE.<br>Disable write access to certain CP15 registers.<br>0: enable<br>1: disable |

#### CPU0 Status Register (Default: 0x00000000)

| Offset: 0x48 |            |             | Register Name: CPU0_STATUS   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:3         | /          | /           | /.   |
| 2            | R          | 0x0         | STANDBYWFI.<br>Indicates if the processor is in WFI standby mode:<br>0: Processor not in WFI standby mode.<br>1: Processor in WFI standby mode |
| 1            | R          | 0x0         | STANDBYWFE.  |

|   |   |     |  |
|---|---|-----|--|
|   |   |     | Indicates if the processor is in the WFE standby mode:<br>0: Processor not in WFE standby mode<br>1: Processor in WFE standby mode |
| 0 | R | 0x0 | SMP_AMP<br>0: AMP mode<br>1: SMP mode  |

## CPU1 Reset Control (Default: 0x00000001)

| Offset: 0x80 |            |             | Register Name: CPU1_RST_CTRL   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:2         | /          | /           | /.   |
| 1            | R/W        | 0x0         | CPU1_CORE_RST.<br>These are the primary reset signals which initialize the processor logic in the processor power domains, not including the debug, breakpoint and watchpoint logic.<br>0: assert<br>1: de-assert.   |
| 0            | R/W        | 0x1         | CPU1_RESET.<br>CPU1 Reset Assert.<br>These power-on reset signals initialize all the processor logic, including CPU Debug, and breakpoint and watch point logic in the processor power domains. They do not reset debug logic in the debug power domain.<br>0: assert<br>1: de-assert. |

## CPU1 Control Register (Default: 0x00000000)

| Offset: 0x84 |            |             | Register Name: CPU1_CTRL_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:1         | /          | /           | /  |
| 0            | R/W        | 0x0         | CPU1_CP15_WRITE_DISABLE.<br>Disable write access to certain CP15 registers.<br>0: enable<br>1: disable |

## CPU1 Status Register (Default: 0x00000000)

| Offset: 0x88 |            |             | Register Name: CPU1_STATUS |
|--------------|------------|-------------|----------------------------|
| Bit          | Read/Write | Default/Hex | Description                |
| 31:3         | /          | /           | /.                         |
| 2            | R          | 0x0         | STANDBYWFI.                |

|   |   |     |   |
|---|---|-----|---|
|   |   |     | Indicates if the processor is in WFI standby mode:<br>0: Processor not in WFI standby mode.<br>1: Processor in WFI standby mode                   |
| 1 | R | 0x0 | STANDBYWFE.<br>Indicates if the processor is in the WFE standby mode:<br>0: Processor not in WFE standby mode<br>1: Processor in WFE standby mode |
| 0 | R | 0x0 | SMP_AMP<br>0: AMP mode<br>1: SMP mode   |

## CPU2 Reset Control (Default: 0x00000001)

| Offset: 0xC0 |            |             | Register Name: CPU2_RST_CTRL   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:2         | /          | /           | /.   |
| 1            | R/W        | 0x0         | CPU2_CORE_RST.<br>These are the primary reset signals which initialize the processor logic in the processor power domains, not including the debug, breakpoint and watchpoint logic.<br>0: assert<br>1: de-assert.   |
| 0            | R/W        | 0x1         | CPU2_RESET.<br>CPU2 Reset Assert.<br>These power-on reset signals initialize all the processor logic, including CPU Debug, and breakpoint and watch point logic in the processor power domains. They do not reset debug logic in the debug power domain.<br>0: assert<br>1: de-assert. |

## CPU2 Control Register (Default: 0x00000000)

| Offset: 0xC4 |            |             | Register Name: CPU2_CTRL_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:1         | /          | /           | /  |
| 0            | R/W        | 0x0         | CPU2_CP15_WRITE_DISABLE.<br>Disable write access to certain CP15 registers.<br>0: enable<br>1: disable |

## CPU2 Status Register (Default: 0x00000000)

| Offset: 0xC8 |            |             | Register Name: CPU2_STATUS   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:3         | /          | /           | /.   |
| 2            | R          | 0x0         | <p>STANDBYWFI.</p> <p>Indicates if the processor is in WFI standby mode:</p> <p>0: Processor not in WFI standby mode.</p> <p>1: Processor in WFI standby mode</p>    |
| 1            | R          | 0x0         | <p>STANDBYWFE.</p> <p>Indicates if the processor is in the WFE standby mode:</p> <p>0: Processor not in WFE standby mode</p> <p>1: Processor in WFE standby mode</p> |
| 0            | R          | 0x0         | <p>SMP_AMP</p> <p>0: AMP mode</p> <p>1: SMP mode</p>   |

## CPU3 Reset Control (Default: 0x00000001)

| Offset: 0x100 |            |             | Register Name: CPU3_RST_CTRL  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:2          | /          | /           | /.  |
| 1             | R/W        | 0x0         | <p>CPU3_CORE_RST.</p> <p>These are the primary reset signals which initialize the processor logic in the processor power domains, not including the debug, breakpoint and watchpoint logic.</p> <p>0: assert</p> <p>1: de-assert.</p>   |
| 0             | R/W        | 0x1         | <p>CPU3_RESET.</p> <p>CPU3 Reset Assert.</p> <p>These power-on reset signals initialize all the processor logic, including CPU Debug, and breakpoint and watch point logic in the processor power domains. They do not reset debug logic in the debug power domain.</p> <p>0: assert</p> <p>1: de-assert.</p> |

## CPU3 Control Register (Default: 0x00000000)

| Offset: 0x104 |            |             | Register Name: CPU3_CTRL_REG |
|---------------|------------|-------------|------------------------------|
| Bit           | Read/Write | Default/Hex | Description                  |
| 31:1          | /          | /           | /                            |

|   |     |     |  |
|---|-----|-----|--|
| 0 | R/W | 0x0 | CPU3_CP15_WRITE_DISABLE.<br>Disable write access to certain CP15 registers.<br>0: enable<br>1: disable |
|---|-----|-----|--|

## CPU3 Status Register (Default: 0x00000000)

| Offset: 0x108 |            |             | Register Name: CPU3_STATUS  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:3          | /          | /           | /.  |
| 2             | R          | 0x0         | STANDBYWFI.<br>Indicates if the processor is in WFI standby mode:<br>0: Processor not in WFI standby mode.<br>1: Processor in WFI standby mode    |
| 1             | R          | 0x0         | STANDBYWFE.<br>Indicates if the processor is in the WFE standby mode:<br>0: Processor not in WFE standby mode<br>1: Processor in WFE standby mode |
| 0             | R          | 0x0         | SMP_AMP<br>0: AMP mode<br>1: SMP mode   |

## CPU System Reset Control Register (Default: 0x00000001)

| Offset: 0x140 |            |             | Register Name: CPU_SYS_RST_REG                          |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:1          | /          | /           | /   |
| 0             | R/W        | 0x1         | CPU System Reset Control.<br>0: assert<br>1: de-assert. |

## General Control Register (Default: 0x00000020)

| Offset: 0x184 |            |             | Register Name: GENER_CTRL_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:9          | /          | /           | /.   |
| 8             | R/W        | 0x0         | CFGSDISABLE.<br>Disables write access to some secure GIC registers.        |
| 7             | /          | /           | /  |
| 6             | R/W        | 0x0         | ACINACTM.<br>Snoop interface is inactive and no longer accepting requests. |
| 5             | R/W        | 0x1         | L2_RST.  |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | L2 Reset.(SCU global reset)<br>0: Apply reset to shared L2 memory system controller.<br>1: Do not apply reset to shared L2 memory system controller. |
| 4   | R/W | 0x0 | L2_RST_DISABLE.<br>Disable automatic L2 cache invalidate at reset:<br>0: L2 cache is reset by hardware.<br>1: L2 cache is not reset by hardware.     |
| 3:2 | /   | /   | /  |
| 1:0 | R/W | 0x0 | L1_RST_DISABLE.<br>L1 Reset Disable[1:0].<br>0: L1 cache is reset by hardware.<br>1: L1 cache is not reset by hardware.                              |

## Event Input Register (Default: 0x00000000)

| Offset: 0x190 |            |             | Register Name: EVENT_IN   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:1          | /          | /           | /.  |
| 0             | R/W        | 0x0         | EVENT_IN.<br>Event input that can wake-up CPU0/1/2/3 from WFE standby mode. |

## Super Standby Flag Register (Default: 0x00000000)

| Offset: 0x1A0 |            |             | Register Name: SUP_STAN_FLAG_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | R/W        | 0x0         | SUP_STANDBY_FLAG.<br>Key Field.<br>Any value can be written and read back in the key field, but if the values are not appropriate, the lower 16 bits will not change in this register. Only follow the appropriate process, the super standby flag can be written in the lower 16 bits. Refer to Description and Diagram. |
| 15:0          | R/W        | 0x0         | SUP_STANBY_FLAG_DATA.<br>Refer to Description and Diagram   |

**Note:** When system is turned on, the value in the Super Standby Flag Register low 16 bits should be 0x0. If software programmer wants to write correct super standby flag ID in low 16 bits, the high 16 bits should be written 0x16AA at first. Then, software programmer must write 0xAA16XXXX in the Super Standby Flag Register, the 'XXXX' means the correct super standby flag ID. Referring to the Diagram section (Diagram 1.1) in detail.

## Private Register0 (Default: 0x00000000)

| Offset: 0x1A4 |            |             | Register Name: PRIVATE_REG0 |
|---------------|------------|-------------|-----------------------------|
| Bit           | Read/Write | Default/Hex | Description                 |
| 31:0          | R/W        | 0x0         |                             |

## Private Register1 (Default: 0x00000000)

| Offset: 0x1A8 |            |             | Register Name: PRIVATE_REG1 |
|---------------|------------|-------------|-----------------------------|
| Bit           | Read/Write | Default/Hex | Description                 |
| 31:0          | R/W        | 0x0         |                             |

## 64-BIT COUNTER CONTROL REGISTER (DEFAULT: 0X00000000)

| Offset: 0x280 |            |             | Register Name: CNT64_CTRL_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:3          | /          | /           | /.   |
| 2             | R/W        | 0x0         | CNT64_CLK_SRC_SEL.<br>64-bit Counter Clock Source Select.<br>0: OSC24M<br>1: /   |
| 1             | R/W        | 0x0         | CNT64_RL_EN.<br>64-bit Counter Read Latch Enable.<br>0: no effect, 1: to latch the 64-bit Counter to the Low/Hi registers and it will change to zero after the registers are latched.  |
| 0             | R/W        | 0x0         | CNT64_CLR_EN.<br>64-bit Counter Clear Enable.<br>0: no effect, 1: to clear the 64-bit Counter Low/Hi registers and it will change to zero after the registers are cleared.<br>Note: It is not recommended to clear this counter arbitrarily. |

**Note:** This 64-bit counter will start to count as soon as the System Power On finished.

## 64-BIT COUNTER LOW REGISTER (DEFAULT: 0X00000000)

| Offset: 0x284 |            |             | Register Name: CNT64_LOW_REG        |
|---------------|------------|-------------|-------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                         |
| 31:0          | R/W        | 0x0         | CNT64_LO.<br>64-bit Counter [31:0]. |

## 64-BIT COUNTER HIGH REGISTER (DEFAULT: 0X00000000)

| Offset: 0x288 |            |             | Register Name: CNT64_HIGH_REG        |
|---------------|------------|-------------|--------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                          |
| 31:0          | R/W        | 0x0         | CNT64_HI.<br>64-bit Counter [63:32]. |

## 3.5 Timer

### 3.5.1 Overview

The A33 provides two timers, a watch dog and two AVS counters.

Timer 0/1 can take their inputs from internal RC oscillator, external 32768Hz crystal or OSC24M. They provide the operating system's scheduler interrupt. It is designed to offer maximum accuracy and efficient management, even for systems with long or short response time. They provide 24-bit programmable overflow counter and work in auto-reload mode or no-reload mode. When the current value in *Current Value Register* is counting down to zero, the timer will generate interrupt if set interrupt enable bit.

The watchdog is used to resume the controller operation when it had been disturbed by malfunctions such as noise and system errors. It features a down counter that allows a watch dog period of up to 16 seconds (512000 cycles). It can generate a general reset or interrupt request.

AVS counter is used to synchronize video and audio in the player.

### 3.5.2 Block Diagram




Figure3.5-1 Timer Block Diagram

### 3.5.3 Timer Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| Timer       | 0x01C20C00   |  |

| Register Name       | Offset | Description                       |
|---------------------|--------|-----------------------------------|
| TMR_IRQ_EN_REG      | 0x0    | Timer IRQ Enable Register         |
| TMR_IRQ_STA_REG     | 0x4    | Timer Status Register             |
| TMRO_CTRL_REG       | 0x10   | Timer 0 Control                   |
| TMRO_INTV_VALUE_REG | 0x14   | Timer 0 Interval Value Register   |
| TMRO_CUR_VALUE_REG  | 0x18   | Timer 0 Current Value Register    |
| TMR1_CTRL_REG       | 0x20   | Timer 1 Control Register          |
| TMR1_INTV_VALUE_REG | 0x24   | Timer 1 Interval Value Register   |
| TMR1_CUR_VALUE_REG  | 0x28   | Timer 1 Current Value Register    |
| AVS_CNT_CTL_REG     | 0x80   | AVS Control Register              |
| AVS_CNT0_REG        | 0x84   | AVS Counter 0 Register            |
| AVS_CNT1_REG        | 0x88   | AVS Counter 1 Register            |
| AVS_CNT_DIV_REG     | 0x8C   | AVS Divisor                       |
| WDOGO_IRQ_EN_REG    | 0xA0   | Watchdog 0 IRQ Enable Register    |
| WDOGO_IRQ_STA_REG   | 0xA4   | Watchdog 0 Status Register        |
| WDOGO_CTRL_REG      | 0xB0   | Watchdog 0 Control Register       |
| WDOGO_CFG_REG       | 0xB4   | Watchdog 0 Configuration Register |
| WDOGO_MODE_REG      | 0xB8   | Watchdog 0 Mode Register          |

### 3.5.4 Timer Programmable Register

#### Timer IRQ Enable Register (Default: 0x00000000)

| Offset:0x0 |            |             | Register Name: TMR_IRQ_EN_REG   |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:2       | /          | /           | /   |
| 1          | R/W        | 0x0         | TMR1_IRQ_EN.<br>Timer 1 Interrupt Enable.<br>0: No effect;<br>1: Timer 1 Interval Value reached interrupt enable. |
| 0          | R/W        | 0x0         | TMR0_IRQ_EN.<br>Timer 0 Interrupt Enable.<br>0: No effect;<br>1: Timer 0 Interval Value reached interrupt enable. |

#### Timer IRQ Status Register (Default: 0x00000000)

| Offset:0x4 |            |             | Register Name: TMR_IRQ_STA_REG  |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:2       | /          | /           | /   |
| 1          | R/W        | 0x0         | TMR1_IRQ_PEND.<br>Timer 1 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect;<br>1: Pending, timer 1 interval value is reached. |
| 0          | R/W        | 0x0         | TMR0_IRQ_PEND.<br>Timer 0 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect;<br>1: Pending, timer 0 interval value is reached. |

#### Timer 0 Control Register (Default: 0x00000004)

| Offset:0x10 |            |             | Register Name: TMRO_CTRL_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:8        | /          | /           | /   |
| 7           | R/W        | 0x0         | TMRO_MODE.<br>Timer 0 mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically. |
| 6:4         | R/W        | 0x0         | TMRO_CLK_PRES.  |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | Select the pre-scale of timer 0 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128   |
| 3:2 | R/W | 0x1 | TMRO_CLK_SRC.<br>Timer 0 Clock Source. 'N' is the value of Internal OSC Clock Prescalar register.<br>00: InternalOSC / N<br>01: OSC24M.<br>10: /<br>11: /  |
| 1   | R/W | 0x0 | TMRO_RELOAD.<br>Timer 0 Reload.<br>0: No effect, 1: Reload timer 0 Interval value.<br>After the bit is set, it can not be written again before it's cleared automatically.   |
| 0   | R/W | 0x0 | TMRO_EN.<br>Timer 0 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |

## Timer 0 Interval Value Register

| Offset:0x14 |            |             | Register Name: TMRO_INTV_VALUE_REG          |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description                                 |
| 31:0        | R/W        | 0x0         | TMRO_INTV_VALUE.<br>Timer 0 Interval Value. |

**Note:** the value setting should consider the system clock and the timer clock source.

## Timer 0 Current Value Register

| Offset:0x18 |            |             | Register Name: TMR0_CUR_VALUE_REG         |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description                               |
| 31:0        | R/W        | 0x0         | TMR0_CUR_VALUE.<br>Timer 0 Current Value. |

**Note:** Timer 0 current value is a 32-bit down-counter (from interval value to 0).

## Timer 1 Control Register (Default: 0x00000004)

| Offset:0x20 |            |             | Register Name: TMR1_CTRL_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:8        | /          | /           | /   |
| 7           | R/W        | 0x0         | TMR1_MODE.<br><br>Timer 1 mode.<br><br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically. |
| 6:4         | R/W        | 0x0         | TMR1_CLK_PRES.<br><br>Select the pre-scale of timer 1 clock source.<br><br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128  |
| 3:2         | R/W        | 0x1         | TMR1_CLK_SRC.<br><br>Timer 1 Clock Source. 'N' is the value of Internal OSC Clock Prescalar register.<br><br>00: InternalOSC / N<br>01: OSC24M.<br>10: /<br>11: /.  |
| 1           | R/W        | 0x0         | TMR1_RELOAD.<br><br>Timer 1 Reload.<br><br>0: No effect, 1: Reload timer 1 Interval value.<br><br>After the bit is set, it can not be written again before it's cleared automatically.                                  |
| 0           | R/W        | 0x0         | TMR1_EN.  |

|  |  |  |  |
|--|--|--|--|
|  |  |  | <p>Timer 1 Enable.<br/>0: Stop/Pause, 1: Start.</p> <p>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.</p> <p>If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1.</p> <p>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</p> |
|--|--|--|--|

## Timer 1 Interval Value Register

| Offset:0x24 |            |             | Register Name: TMR1_INTV_VALUE_REG          |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description                                 |
| 31:0        | R/W        | 0x0         | TMR1_INTV_VALUE.<br>Timer 1 Interval Value. |

**Note:** the value setting should consider the system clock and the timer clock source.

## Timer 1 Current Value Register

| Offset:0x28 |            |             | Register Name: TMR1_CUR_VALUE_REG         |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description                               |
| 31:0        | R/W        | 0x0         | TMR1_CUR_VALUE.<br>Timer 1 Current Value. |

**Note:** Timer 1 current value is a 32-bit down-counter (from interval value to 0).

## AVS Counter Control Register (Default: 0x00000000)

| Offset:0x80 |            |             | Register Name: AVS_CNT_CTL_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:10       | /          | /           | /  |
| 9           | R/W        | 0x0         | AVS_CNT1_PS.<br>Audio/Video Sync Counter 1 Pause Control<br>0: Not pause<br>1: Pause Counter 1 |
| 8           | R/W        | 0x0         | AVS_CNT0_PS.<br>Audio/Video Sync Counter 0 Pause Control<br>0: Not pause                       |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 1: Pause Counter 0   |
| 7:2 | /   | /   | /  |
| 1   | R/W | 0x0 | AVS_CNT1_EN.<br>Audio/Video Sync Counter 1 Enable/ Disable. The counter source is OSC24M.<br>0: Disable<br>1: Enable |
| 0   | R/W | 0x0 | AVS_CNT0_EN.<br>Audio/Video Sync Counter 1 Enable/ Disable. The counter source is OSC24M.<br>0: Disable<br>1: Enable |

### AVS Counter 0 Register (Default: 0x00000000)

| Offset:0x84 |            |             | Register Name: AVS_CNT0_REG   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R/W        | 0x0         | AVS_CNT0.<br>Counter 0 for Audio/ Video Sync Application<br>The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT0_PS to '1'. When it is paused, the counter won't increase. |

### AVS Counter 1 Register (Default: 0x00000000)

| Offset:0x88 |            |             | Register Name: AVS_CNT1_REG   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R/W        | 0x0         | AVS_CNT1.<br>Counter 1 for Audio/ Video Sync Application<br>The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT1_PS to '1'. When it is paused, the counter won't increase. |

## AVS Counter Divisor Register (Default: 0x05DB05DB)

| Offset:0x8C |            |             | Register Name: AVS_CNT_DIV_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:28       | /          | /           | /   |
|             |            |             | AVS_CNT1_D.<br>Divisor N for AVS Counter 1<br>AVS CN1 CLK=24MHz/Divisor_N1.<br>Divisor N1 = Bit [27:16] + 1.<br>The number N is from 1 to 0x7ff. The zero value is reserved.<br>The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (>= N) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again. |
| 27:16       | R/W        | 0x5DB       | <b>Note:</b> It can be configured by software at any time.  |
| 15:12       | /          | /           | /   |
|             |            |             | AVS_CNT0_D.<br>Divisor N for AVS Counter 0<br>AVS CNO CLK=24MHz/Divisor_N0.<br>Divisor N0 = Bit [11:0] + 1<br>The number N is from 1 to 0x7ff. The zero value is reserved.<br>The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (>= N) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again.   |
| 11:0        | R/W        | 0x5DB       | <b>Note:</b> It can be configured by software at any time.  |

## Watchdog 0 IRQ Enable Register (Default: 0x00000000)

| Offset:0xA0 |            |             | Register Name: WDOG0_IRQ_EN_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | WDOG0_IRQ_EN.<br>Watchdog 0 Interrupt Enable.<br>0: No effect, 1: Watchdog 0 interrupt enable. |

## Watchdog 0 Status Register (Default: 0x00000000)

| Offset:0xA4 |            |             | Register Name: WDOG0_IRQ_STA_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:1        | /          | /           | /   |
| 0           | R/W        | 0x0         | WDOG0_IRQ_PEND.<br>Watchdog 0 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending, Watchdog 0 interval value is reached. |

## Watchdog 0 Control Register (Default: 0x00000000)

| Offset:0xB0 |            |             | Register Name: WDOG0_CTRL_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:13       | /          | /           | /  |
| 12:1        | R/W        | 0x0         | /  |
| 0           | R/W        | 0x0         | WDOG0_RSTART.<br>Watchdog 0 Restart.<br>0: No effect, 1: Restart the Watchdog 0. |

## Watchdog 0 Configuration Register (Default: 0x00000000)

| Offset:0xB4 |            |             | Register Name: WDOG0_CFG_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:2        | /          | /           | /  |
| 1:0         | R/W        | 0x1         | WDOG0_CONFIG.<br>00: /<br>01: to whole system<br>10: only interrupt<br>11: / |

## Watchdog 0 Mode Register (Default: 0x00000000)

| Offset:0xB8 |            |             | Register Name: WDOG0_MODE_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:8        | /          | /           | /  |
| 7:4         | R/W        | 0x0         | WDOG0_INTV_VALUE.<br>Watchdog 0 Interval Value.<br>Watchdog 0 clock source is <i>OSC24M / 750</i> . If the clock source is turned off, Watchdog 0 will not work.<br>0000: 16000 cycles (0.5s)<br>0001: 32000 cycles (1s) |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 0010: 64000 cycles (2s)<br>0011: 96000 cycles (3s)<br>0100: 128000 cycles (4s)<br>0101: 160000 cycles (5s)<br>0110: 192000 cycles (6s)<br>0111: 256000 cycles (8s)<br>1000: 320000 cycles (10s)<br>1001: 384000 cycles (12s)<br>1010: 448000 cycles (14s)<br>1011: 512000 cycles (16s)<br>others: / |
| 3:1 | /   | /   | /   |
| 0   | R/W | 0x0 | WDOGO_EN.<br>Watchdog 0 Enable.<br>0: No effect;<br>1: Enable the Watchdog 0.   |

## 3.6 PWM

### 3.6.1 Overview

The output of the PWM is a toggling signal whose frequency and duty cycle can be modulated by its programmable registers. Each channel has a dedicated internal 16-bit up-counter. If the counter reaches the value stored in the channel period register, it resets. At the beginning of a count period cycle, the PWMOUT is set to active state and count from 0x0000.

The PWM divider divides the clock(24MHz) by 1~4096 according to the pre-scalar bits in the PWM control register.

In PWM cycle mode, the output will be a square waveform, the frequency is set to the period register. In PWM pulse mode, the output will be a positive pulse or a negative pulse.

### 3.6.2 Block Diagram




Figure3.6-1 PWM Block Diagram

### 3.6.3 PWM Register List

| Module Name | Base Address |
|-------------|--------------|
| PWM         | 0x01C21400   |

| Register Name  | Offset | Description                   |
|----------------|--------|-------------------------------|
| PWM_CTRL_REG   | 0x0    | PWM Control Register          |
| PWM_CH0_PERIOD | 0x4    | PWM Channel 0 Period Register |
| PWM_CH1_PERIOD | 0x8    | PWM Channel 1 Period Register |

### 3.6.4 PWM Register Description

#### PWM Control Register (Default: 0x00000000)

| Offset: 0x0 |            |             | Register Name: PWM_CTRL_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:30       | /          | /           | /.   |
| 29          | RO         | 0x0         | PWM1_RDY.<br>PWM1 period register ready.<br>0: PWM1 period register is ready to write,<br>1: PWM1 period register is busy.   |
| 28          | RO         | 0x0         | PWM0_RDY.<br>PWM0 period register ready.<br>0: PWM0 period register is ready to write,<br>1: PWM0 period register is busy.   |
| 27:25       | /          | /           | /  |
| 24          | R/W        | 0x0         | PWM1_BYPASS.<br>PWM CH1 bypass enable.<br>If the bit is set to 1, PWM1's output is OSC24MHz.<br>0: disable<br>1: enable  |
| 23          | R/W        | 0x0         | PWM_CH1_PULSE_OUT_START.<br>PWM Channel 1 pulse output start.<br>0: no effect, 1: output 1 pulse.<br>The pulse width should be according to the period 1 register[15:0],and the pulse state should be according to the active state.<br>After the pulse is finished,the bit will be cleared automatically. |
| 22          | R/W        | 0x0         | PWM_CH1_MODE.<br>PWM Channel 1 mode.<br>0: cycle mode, 1: pulse mode.  |
| 21          | R/W        | 0x0         | PWM_CH1_CLK_GATING<br>Gating the Special Clock for PWM1(0: mask, 1: pass).   |
| 20          | R/W        | 0x0         | PWM_CH1_ACT_STATE.<br>PWM Channel 1 Active State.<br>0: Low Level, 1: High Level.  |
| 19          | R/W        | 0x0         | PWM_CH1_EN.<br>PWM Channel 1 Enable.<br>0: Disable, 1: Enable.   |
| 18:15       | R/W        | 0x0         | PWM_CH1_PRESCAL.<br>PWM Channel 1 Prescalar.   |

|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | <p>These bits should be setting before the PWM Channel 1 clock gate on.</p> <p>0000: /120<br/>     0001: /180<br/>     0010: /240<br/>     0011: /360<br/>     0100: /480<br/>     0101: /<br/>     0110: /<br/>     0111: /<br/>     1000: /12k<br/>     1001: /24k<br/>     1010: /36k<br/>     1011: /48k<br/>     1100: /72k<br/>     1101: /<br/>     1110: /<br/>     1111: /1</p> |
| 14:10 | /   | /   | /  |
| 9     | R/W | 0x0 | <p>PWM0_BYPASS.<br/>     PWM CH0 bypass enable.<br/>     If the bit is set to 1, PWM0's output is OSC24MHz.<br/>     0: disable,<br/>     1: enable.</p>   |
| 8     | R/W | 0x0 | <p>PWM_CH0_PUL_START.<br/>     PWM Channel 0 pulse output start.<br/>     0: no effect, 1: output 1 pulse.<br/>     The pulse width should be according to the period 0 register[15:0],and the pulse state should be according to the active state.<br/>     After the pulse is finished, the bit will be cleared automatically.</p>   |
| 7     | R/W | 0x0 | <p>PWM_CHANNEL0_MODE.<br/>     0: cycle mode, 1: pulse mode.</p>   |
| 6     | R/W | 0x0 | <p>SCLK_CH0_GATING.<br/>     Gating the Special Clock for PWM0(0: mask, 1: pass).</p>  |
| 5     | R/W | 0x0 | <p>PWM_CH0_ACT_STA.<br/>     PWM Channel 0 Active State.<br/>     0: Low Level, 1: High Level.</p>   |
| 4     | R/W | 0x0 | <p>PWM_CH0_EN.<br/>     PWM Channel 0 Enable.<br/>     0: Disable, 1: Enable.</p>  |
| 3:0   | R/W | 0x0 | PWM_CH0_PRESCAL.   |

|  |  |   |
|--|--|---|
|  |  | PWM Channel 0 Prescalar.<br>These bits should be setting before the PWM Channel 0 clock gate on.<br>0000: /120<br>0001: /180<br>0010: /240<br>0011: /360<br>0100: /480<br>0101: /<br>0110: /<br>0111: /<br>1000: /12k<br>1001: /24k<br>1010: /36k<br>1011: /48k<br>1100: /72k<br>1101: /<br>1110: /<br>1111: /1 |
|--|--|---|

## PWM Channel 0 Period Register

| Offset: 0x4 |            |             | Register Name: PWM_CH0_PERIOD  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:16       | R/W        | x           | PWM_CH0_ENTIRE_CYS<br>Number of the entire cycles in the PWM clock.<br>0 = 1 cycle<br>1 = 2 cycles<br>.....<br>N = N+1 cycles<br>If the register need to be modified dynamically, the PCLK should be faster than the PWM CLK(PWM CLK = 24MHz/pre-scale). |
| 15:0        | R/W        | x           | PWM_CH0_ENTIRE_ACT_CYS<br>Number of the active cycles in the PWM clock.<br>0 = 0 cycle<br>1 = 1 cycles<br>.....<br>N = N cycles  |

**Note:** the active cycles should be no larger than the period cycles.

## PWM Channel 1 Period Register

| Offset: 0x8 |            |             | Register Name: PWM_CH1_PERIOD  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:16       | R/W        | x           | <p>PWM_CH1_ENTIRE_CYS</p> <p>Number of the entire cycles in the PWM clock.</p> <p>0 = 1 cycle</p> <p>1 = 2 cycles</p> <p>.....</p> <p>N = N+1</p> <p>If the register need to be modified dynamically, the PCLK should be faster than the PWM CLK(PWM CLK = 24MHz/pre-scale).</p> |
| 15:0        | R/W        | x           | <p>PWM_CH1_ENTIRE_CYS</p> <p>Number of the active cycles in the PWM clock.</p> <p>0 = 0 cycle</p> <p>1 = 1 cycles</p> <p>.....</p> <p>N = N cycles</p>   |

## 3.7 High Speed Timer

### 3.7.1 Overview

High Speed Timer clock source is fixed to AHCLK, which is much higher than OSC24M. Compared with other timers, High Speed Timer clock source is synchronized with AHB clock, and when the relevant bit in the control register is set to 1, timer goes into the test mode, which is used to System Simulation. When the current value in both LO and HI Current Value Register are counting down to zero, the timer will generate interrupt if set interrupt enable bit.

### 3.7.2 High Speed Timer Register List

| Module Name      | Base Address |
|------------------|--------------|
| High Speed Timer | 0x01C60000   |

| Register Name        | Offset | Description                           |
|----------------------|--------|---------------------------------------|
| HS_TMR IRQ_EN_REG    | 0x0    | HS Timer IRQ Enable Register          |
| HS_TMR IRQ_STAS_REG  | 0x4    | HS Timer Status Register              |
| HS_TMR0_CTRL_REG     | 0x10   | HS Timer Control Register             |
| HS_TMR0_INTV_LO_REG  | 0x14   | HS Timer Interval Value Low Register  |
| HS_TMR0_INTV_HI_REG  | 0x18   | HS Timer Interval Value High Register |
| HS_TMR0_CURNT_LO_REG | 0x1C   | HS Timer Current Value Low Register   |
| HS_TMR0_CURNT_HI_REG | 0x20   | HS Timer Current Value High Register  |

### 3.7.3 High Speed Timer Register Description

#### HS Timer IRQ Enable Register (Default: 0x00000000)

| Offset:0x0 |            |             | Register Name: HS_TMR_IRQ_EN_REG  |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:1       | /          | /           | /   |
| 0          | R/W        | 0x0         | HS_TMR_INT_EN.<br>High Speed Timer Interrupt Enable.<br>0: No effect;<br>1: High Speed Timer Interval Value reached interrupt enable. |

#### HS Timer IRQ Status Register (Default: 0x00000000)

| Offset:0x4 |            |             | Register Name: HS_TMR_IRQ_STAS_REG  |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:1       | /          | /           | /   |
| 0          | R/W        | 0x0         | HS_TMR_IRQ_PEND.<br>High Speed Timer IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect;<br>1: Pending, High speed timer interval value is reached. |

#### HS Timer Control Register (Default: 0x00000000)

| Offset:0x10 |            |             | Register Name: HS_TMR0_CTRL_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31          | R/W        | 0x0         | HS_TMR_TEST.<br>High speed timer test mode. In test mode, the low register should be set to 0x1, the high register will down counter. The counter needs to be reloaded.<br>0: normal mode;<br>1: test mode.                |
| 30:8        | /          | /           | /  |
| 7           | R/W        | 0x0         | HS_TMR_MODE.<br>High Speed Timer mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically. |
| 6:4         | R/W        | 0x0         | HS_TMR_CLK<br>Select the pre-scale of the high speed timer clock sources.  |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /<br>110: /<br>111: /  |
| 3:2 | /   | /   | /   |
| 1   | R/W | 0x0 | HS_TMR_RELOAD.<br>High Speed Timer Reload.<br>0: No effect, 1: Reload High Speed Timer Interval Value.  |
| 0   | R/W | 0x0 | HS_TMR_EN.<br>High Speed Timer Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |

## HS Timer Interval Value Lo Register

| Offset:0x14 |            |             | Register Name: HS_TMR_INTV_LO_REG                                |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R/W        | x           | HS_TMR_INTV_VALUE_LO.<br>High Speed Timer Interval Value [31:0]. |

## HS Timer Interval Value Hi Register

| Offset:0x18 |            |             | Register Name: HS_TMR_INTV_HI_REG                                 |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:24       | /          | /           | /   |
| 23:0        | R/W        | x           | HS_TMR_INTV_VALUE_HI.<br>High Speed Timer Interval Value [55:32]. |

**Note:** the interval value register is a 56-bit register. When read or write the interval value, the Lo register

should be read or write first. And the Hi register should be written after the Lo register.

## HS Timer Current Value Lo Register

| Offset:0x1C |            |             | Register Name: HS_TMR_CURNT_LO_REG                             |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R/W        | x           | HS_TMR_CUR_VALUE_LO.<br>High Speed Timer Current Value [31:0]. |

## HS Timer Current Value Hi Register

| Offset:0x20 |            |             | Register Name: HS_TMR_CURNT_HI_REG                              |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:24       | /          | /           | /   |
| 23:0        | R/W        | x           | HS_TMR_CUR_VALUE_HI.<br>High Speed Timer Current Value [55:32]. |

Note: HS timer current value is a 56-bit down-counter (from interval value to 0).

The current value register is a 56-bit register. When read or write the current value, the Lo register should be read or write first.

## 3.8 DMA

### 3.8.1 Overview

The A33 supports 8-channel DMA. Each DMA channel can generate interrupts, and each referenced DMA channel can generate interrupts according to different pending status, and the configuration information of every DMA channel will be stored in the DDR or SRAM. After a DMA transfer starts, the address information in the DDR or SRAM will be described in *DMA Channel Descriptor Address Register*.

### 3.8.2 Block Diagram





Figure3.8-1 DMA Block Diagram

### 3.8.3 DRQ Type and Port Corresponding Relation

| Source DRQ Type |             | Destination DRQ Type |             |
|-----------------|-------------|----------------------|-------------|
| port0           | SRAM        | port0                | SRAM        |
| port1           | SDRAM       | port1                | SDRAM       |
| port2           | /           | port2                | /           |
| port3           | DAUDIO_0-RX | port3                | DAUDIO_0-TX |
| port4           | DAUDIO_1-RX | port4                | DAUDIO_1-TX |
| port5           | NAND        | port5                | NAND        |
| port6           | UART0-RX    | port6                | UART0-TX    |
| port7           | UART1-RX    | port7                | UART1-TX    |
| port8           | UART2-RX    | port8                | UART2-TX    |
| port9           | UART3-RX    | port9                | UART3-TX    |
| port10          | UART4-RX    | port10               | UART4-TX    |
| port11          | /           | port11               | /           |
| port12          | /           | port12               | TCON_0      |
| port13          | /           | port13               | /           |
| port14          | /           | port14               | /           |
| port15          | AUDIO CODEC | port15               | AUDIO CODEC |
| port16          | SS-RX       | port16               | SS-TX       |
| port17          | USB DRD_EP1 | port17               | USB DRD_EP1 |
| port18          | USB DRD_EP2 | port18               | USB DRD_EP2 |
| port19          | USB DRD_EP3 | port19               | USB DRD_EP3 |
| port20          | USB DRD_EP4 | port20               | USB DRD_EP4 |
| port21          | USB DRD_EP5 | port21               | USB DRD_EP5 |
| port22          | /           | port22               | /           |
| port23          | SPI_0-RX    | port23               | SPI_0-TX    |
| port24          | SPI_1-RX    | port24               | SPI_1-TX    |
| port25          | /           | port25               | /           |
| port26          | /           | port26               | /           |
| port27          | /           | port27               | /           |
| port28          | /           | port28               | /           |
| port29          | /           | port29               | /           |
| Port30          | /           | Port30               | /           |

### 3.8.4 DMA Description

In this section, the DMA descriptor registers will be introduced in detail.

When starting a DMA transmission, the module data are transferred as packages, which have the link data information. And, by reading the DMA Status Register, the status of a DMA channel could be known. Reading back the descriptor address register, the value is the link data in the transferring package. If only the value is equal to 0xfffff800, then it can be regarded as NULL, which means the package is the last package in this DMA transmission. Otherwise, the value means the start address of the next package. And, the Descriptor Address Register can be changed during a package transferring.

When transferring the half of a package, the relevant pending bit will be set up automatically, and if the corresponding interrupt is enabled, DMA generates an interrupt to the system. The similar thing would occur when transferring a package completely. Meanwhile, if DMA have transferred the last package in the data, the relevant pending bit would be set up, and generates an interrupt if the corresponding interrupt is enabled. The flow-process diagram is showed in Block Diagram section.

During a DMA transmission, the configuration could be obtained via the Configuration Register. And, behind the address of the configuration register in DDR or SRAM, there are some registers including other information of a DMA transmission. The structure chart is showed in Block Diagram section. Also, other information of a transferring data can be obtained by reading the Current Source Address Register, Current Destination Address Register and Byte Counter Left Register. The configuration must be word-aligning.

The transferring data would be paused when setting up the relevant Pause Register, if coming up emergency. And the pausing data could be presumable when set 0 to the same bit in Pause Register.

### 3.8.5 DMA Register List

| Module Name | Base Address |
|-------------|--------------|
| DMA         | 0x01C02000   |

| Register Name     | Offset            | Description   |
|-------------------|-------------------|---|
| DMA_IRQ_EN_REG    | 0x0               | DMA IRQ Enable Register                             |
| DMA_IRQ_PEND_REG  | 0x10              | DMA IRQ Pending Register                            |
| DMA_STA_REG       | 0x30              | DMA Status Register                                 |
| DMA_EN_REG        | 0x100+N*0x40      | DMA Channel Enable Register<br>(N=0~7)              |
| DMA_PAU_REG       | 0x100+N*0x40+0x4  | DMA Channel Pause Register<br>(N=0~7)               |
| DMA_DESC_ADDR_REG | 0x100+N*0x40+0x8  | DMA Channel Start Address Register<br>(N=0~7)       |
| DMA_CFG_REG       | 0x100+N*0x40+0xC  | DMA Channel Configuration Register<br>(N=0~7)       |
| DMA_CUR_SRC_REG   | 0x100+N*0x40+0x10 | DMA Channel Current Source Register<br>(N=0~7)      |
| DMA_CUR_DEST_REG  | 0x100+N*0x40+0x14 | DMA Channel Current Destination Register<br>(N=0~7) |
| DMA_BCNT_LEFT_REG | 0x100+N*0x40+0x18 | DMA Channel Byte Counter Left Register<br>(N=0~7)   |
| DMA_PARA_REG      | 0x100+N*0x40+0x1C | DMA Channel Parameter Register<br>(N=0~7)           |

### 3.8.6 DMA Register Description

#### DMA IRQ Enable Register (Default: 0x00000000)

| Offset:0x0 |            |             | Register Name: DMA_IRQ_EN_REG   |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31         | /          | /           | /   |
| 30         | R/W        | 0x0         | DMA7_QUEUE_IRQ_EN<br>DMA 7 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 29         | R/W        | 0x0         | DMA7_PKG_IRQ_EN<br>DMA 7 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 28         | R/W        | 0x0         | DMA7_HLAF_IRQ_EN<br>DMA 7 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 27         | /          | /           | /   |
| 26         | R/W        | 0x0         | DMA6_QUEUE_IRQ_EN<br>DMA 6 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 25         | R/W        | 0x0         | DMA6_PKG_IRQ_EN<br>DMA 6 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 24         | R/W        | 0x0         | DMA6_HLAF_IRQ_EN<br>DMA 6 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 23         | /          | /           | /   |
| 22         | R/W        | 0x0         | DMA5_QUEUE_IRQ_EN<br>DMA 5 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 21         | R/W        | 0x0         | DMA5_PKG_IRQ_EN<br>DMA 5 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 20         | R/W        | 0x0         | DMA5_HLAF_IRQ_EN<br>DMA 5 Half package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 19         | /          | /           | /   |
| 18         | R/W        | 0x0         | DMA4_QUEUE_IRQ_EN<br>DMA 4 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 17         | R/W        | 0x0         | DMA4_PKG_IRQ_EN<br>DMA 4 Package End Transfer Interrupt Enable.                             |

|    |     |     |   |
|----|-----|-----|---|
|    |     |     | 0: Disable, 1: Enable.  |
| 16 | R/W | 0x0 | DMA4_HLAF_IRQ_EN<br>DMA 4 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 15 | /   | /   | /   |
| 14 | R/W | 0x0 | DMA3_QUEUE_IRQ_EN<br>DMA 3 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 13 | R/W | 0x0 | DMA3_PKG_IRQ_EN<br>DMA 3 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 12 | R/W | 0x0 | DMA3_HLAF_IRQ_EN<br>DMA 3 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 11 | /   | /   | /   |
| 10 | R/W | 0x0 | DMA2_QUEUE_IRQ_EN<br>DMA 2 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 9  | R/W | 0x0 | DMA2_PKG_IRQ_EN<br>DMA 2 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 8  | R/W | 0x0 | DMA2_HLAF_IRQ_EN<br>DMA 2 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 7  | /   | /   | /   |
| 6  | R/W | 0x0 | DMA1_QUEUE_IRQ_EN<br>DMA 1 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 5  | R/W | 0x0 | DMA1_PKG_IRQ_EN<br>DMA 1 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 4  | R/W | 0x0 | DMA1_HLAF_IRQ_EN<br>DMA 1 Half Package Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 3  | /   | /   | /   |
| 2  | R/W | 0x0 | DMA0_QUEUE_IRQ_EN<br>DMA 0 Queue End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 1  | R/W | 0x0 | DMA0_PKG_IRQ_EN<br>DMA 0 Package End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 0  | R/W | 0x0 | DMA0_HLAF_IRQ_EN<br>DMA 0 Half Package Transfer Interrupt Enable.                           |

|  |  |  |                       |
|--|--|--|-----------------------|
|  |  |  | 0: Disable, 1: Enable |
|--|--|--|-----------------------|

## DMA IRQ Pending Status Register (Default: 0x00000000)

| Offset:0x10 |            |             | Register Name: DMA_IRQ_PEND_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31          | /          | /           | /  |
| 30          | R/W        | 0x0         | DMA7_QUEUE_IRQ_PEND.<br>DMA 7 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 29          | R/W        | 0x0         | DMA7_PKG_IRQ_PEND<br>DMA 7 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 28          | R/W        | 0x0         | DMA7_HLAF_IRQ_PEND.<br>DMA 7 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 27          | /          | /           | /  |
| 26          | R/W        | 0x0         | DMA6_QUEUE_IRQ_PEND.<br>DMA 6 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 25          | R/W        | 0x0         | DMA6_PKG_IRQ_PEND<br>DMA 6 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 24          | R/W        | 0x0         | DMA6_HLAF_IRQ_PEND.<br>DMA 6 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 23          | /          | /           | /  |
| 22          | R/W        | 0x0         | DMA5_QUEUE_IRQ_PEND.<br>DMA 5 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 21          | R/W        | 0x0         | DMA5_PKG_IRQ_PEND<br>DMA 5 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 20          | R/W        | 0x0         | DMA5_HLAF_IRQ_PEND.<br>DMA 5 Half Package Transfer Interrupt Pending. Set 1 to   |

|    |     |     |  |
|----|-----|-----|--|
|    |     |     | the bit will clear it.<br>0: No effect, 1: Pending.  |
| 19 | /   | /   | /  |
| 18 | R/W | 0x0 | DMA4_QUEUE_IRQ_PEND.<br>DMA 4 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 17 | R/W | 0x0 | DMA4_PKG_IRQ_PEND<br>DMA 4 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 16 | R/W | 0x0 | DMA4_HLAF_IRQ_PEND.<br>DMA 4 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 15 | /   | /   | /  |
| 14 | R/W | 0x0 | DMA3_QUEUE_IRQ_PEND.<br>DMA 3 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 13 | R/W | 0x0 | DMA3_PKG_IRQ_PEND<br>DMA 3 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 12 | R/W | 0x0 | DMA3_HLAF_IRQ_PEND.<br>DMA 3 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 11 | /   | /   | /  |
| 10 | R/W | 0x0 | DMA2_QUEUE_IRQ_PEND.<br>DMA 2 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 9  | R/W | 0x0 | DMA2_PKG_IRQ_PEND<br>DMA 2 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 8  | R/W | 0x0 | DMA2_HLAF_IRQ_PEND.<br>DMA 2 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 7  | /   | /   | /  |
| 6  | R/W | 0x0 | DMA1_QUEUE_IRQ_PEND.   |

|   |     |     |  |
|---|-----|-----|--|
|   |     |     | DMA 1 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.                           |
| 5 | R/W | 0x0 | DMA1_PKG_IRQ_PEND<br>DMA 1 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 4 | R/W | 0x0 | DMA1_HLAF_IRQ_PEND.<br>DMA 1 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 3 | /   | /   | /  |
| 2 | R/W | 0x0 | DMA0_QUEUE_IRQ_PEND.<br>DMA 0 Queue End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 1 | R/W | 0x0 | DMA0_PKG_IRQ_PEND<br>DMA 0 Package End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.    |
| 0 | R/W | 0x0 | DMA0_HLAF_IRQ_PEND.<br>DMA 0 Half Package Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |

## DMA Auto Gating Register (Default: 0x00000000)

| Offset:0x020 |            |             | Register Name: DMA_AUTO_GATE_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:3         | /          | /           | /  |
| 2            | R/W        | 0x0         | DMA_MCLK_CIRCUIT.<br>DMA MCLK interface circuit auto gating bit.<br>0: Auto gating enable<br>1: Auto gating disable. |
| 1            | R/W        | 0x0         | DMA_COMMON_CIRCUIT.<br>DMA common circuit auto gating bit.<br>0: Auto gating enable<br>1: Auto gating disable.       |
| 0            | R/W        | 0x0         | DMA_CHAN_CIRCUIT.<br>DMA channel circuit auto gating bit.<br>0: Auto gating enable<br>1: Auto gating disable.        |

Note: When initializing DMA Controller, bit-2 should be set up.

## DMA Status Register (Default: 0x00000000)

| Offset:0x30 |            |             | Register Name: DMA_STA_REG                                |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:8        | /          | /           | /   |
| 7           | RO         | 0x0         | DMA7_STATUS<br>DMA Channel 7 Status.<br>0: Idle, 1: Busy. |
| 6           | RO         | 0x0         | DMA6_STATUS<br>DMA Channel 6 Status.<br>0: Idle, 1: Busy. |
| 5           | RO         | 0x0         | DMA5_STATUS<br>DMA Channel 5 Status.<br>0: Idle, 1: Busy. |
| 4           | RO         | 0x0         | DMA4_STATUS<br>DMA Channel 4 Status.<br>0: Idle, 1: Busy. |
| 3           | RO         | 0x0         | DMA3_STATUS<br>DMA Channel 3 Status.<br>0: Idle, 1: Busy. |
| 2           | RO         | 0x0         | DMA2_STATUS<br>DMA Channel 2 Status.<br>0: Idle, 1: Busy. |
| 1           | RO         | 0x0         | DMA1_STATUS<br>DMA Channel 1 Status.<br>0: Idle, 1: Busy. |
| 0           | RO         | 0x0         | DMA0_STATUS<br>DMA Channel 0 Status.<br>0: Idle, 1: Busy. |

## DMA Channel Enable Register (Default: 0x00000000)

| Offset:0x100+N*0x40+0x0<br>(N=0~7) |            |             | Register Name: DMA0_EN_REG                              |
|------------------------------------|------------|-------------|---|
| Bit                                | Read/Write | Default/Hex | Description   |
| 31:1                               | /          | /           | /   |
| 0                                  | R/W        | 0x0         | DMA_EN.<br>DMA Channel Enable<br>0: Disable, 1: Enable. |

## DMA Channel Pause Register (Default: 0x00000000)

| Offset:0x100+N*0x40+0x4<br>(N=0~7) |            |             | Register Name: DMA_PAU_REG   |
|------------------------------------|------------|-------------|--|
| Bit                                | Read/Write | Default/Hex | Description  |
| 31:1                               | /          | /           | /  |
| 0                                  | R/W        | 0x0         | DMA_PAUSE.<br>Pausing DMA Channel Transfer Data.<br>0: Resume Transferring, 1: Pause Transferring. |

## DMA Channel Descriptor Address Register

| Offset:0x100+N*0x40+0x8<br>(N=0~7) |            |             | Register Name: DMA_DESC_ADDR_REG                 |
|------------------------------------|------------|-------------|--|
| Bit                                | Read/Write | Default/Hex | Description                                      |
| 31:0                               | R/W        | x           | DMA_DESC_ADDR<br>DMA Channel Descriptor Address. |

## DMA Channel Configuration Register (Default: 0x00000000)

| Offset:0x100+N*0x40+0xC<br>(N=0~7) |            |             | Register Name: DMA_CFG_REG   |
|------------------------------------|------------|-------------|--|
| Bit                                | Read/Write | Default/Hex | Description  |
| 31:27                              | /          | /           | /  |
| 26:25                              | RO         | 0x0         | DMA_DEST_DATA_WIDTH.<br>DMA Destination Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /  |
| 24:23                              | RO         | 0x0         | DMA_DEST_BST_LEN.<br>DMA Destination Burst Length.<br>00: 1<br>01: /<br>10: 8<br>11: /                 |
| 22:21                              | RO         | 0x0         | DMA_ADDR_MODE.<br>DMA Destination Address Mode<br>0x0: Linear Mode<br>0x1: IO Mode<br>0x2: /<br>0x3: / |
| 20:16                              | RO         | 0x0         | DMA_DEST_DRQ_TYPE.   |

|       |    |     |   |
|-------|----|-----|---|
|       |    |     | DMA Destination DRQ Type<br>The details in DRQ Type and Port Corresponding Relation.                  |
| 15:11 | /  | /   | /   |
| 10:9  | RO | 0x0 | DMA_SRC_DATA_WIDTH.<br>DMA Source Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /       |
| 8:7   | RO | 0x0 | DMA_SRC_BST_LEN.<br>DMA Source Burst Length.<br>00: 1<br>01: /<br>10: 8<br>11: /                      |
| 6:5   | RO | 0x0 | DMA_SRC_ADDR_MODE.<br>DMA Source Address Mode<br>0x0: Linear Mode<br>0x1: IO Mode<br>0x2: /<br>0x3: / |
| 4:0   | RO | 0x0 | DMA_SRC_DRQ_TYPE.<br>DMA Source DRQ Type<br>The details in DRQ Type and Port Corresponding Relation.  |

Note:

If the DRQ type is dram, then, the corresponding burst length will be fixed, and the options will be invalid.

The address of the *DMA Channel Configuration Register* must be word-aligned.

## DMA Channel Current Source Address Register

| Offset:0x100+N*0x40+0x10<br>(N=0~7) |            |             | Register Name: DMA_CUR_SRC_REG                                |
|-------------------------------------|------------|-------------|---|
| Bit                                 | Read/Write | Default/Hex | Description   |
| 31:0                                | RO         | 0x0         | DMA_CUR_SRC<br>DMA Channel Current Source Address, read only. |

Note: The address of the DMA Channel Current Source Address Register must be word-aligned.

## DMA Channel Current Destination Address Register

| Offset:0x100+N*0x40+0x14<br>(N=0~7) |            |             | Register Name: DMA_CUR_DEST_REG |
|-------------------------------------|------------|-------------|---------------------------------|
| Bit                                 | Read/Write | Default/Hex | Description                     |
| 31:0                                | RO         | 0x0         | DMA_CUR_DEST                    |

|  |  |   |
|--|--|---|
|  |  | DMA Channel Current Destination Address, read only. |
|--|--|---|

**Note:** The address of the DMA Channel Current Destination Address Register must be word-aligned.

## DMA Channel Byte Counter Left Register

| Offset:0x100+N*0x40+0x18<br>(N=0~7) |            |             | Register Name: DMA_BCNT_LEFT_REG                           |
|-------------------------------------|------------|-------------|--|
| Bit                                 | Read/Write | Default/Hex | Description  |
| 31:25                               | /          | /           | /  |
| 24:0                                | RO         | 0x0         | DMA_BCNT_LEFT<br>DMA Channel Byte Counter Left, read only. |

**Note:** The address of the DMA Channel Byte Counter Left Register must be word-aligned.

## DMA Channel Parameter Register

| Offset:0x100+N*0x40+0x1C<br>(N=0~7) |            |             | Register Name: DMA_PARA_REG                 |
|-------------------------------------|------------|-------------|---|
| Bit                                 | Read/Write | Default/Hex | Description                                 |
| 31:16                               | /          | /           | /   |
| 15:8                                | RO         | 0x0         | DATA_BLK_SIZE<br>Data Block Size <b>N</b> . |
| 7:0                                 | RO         | 0x0         | WAIT_CYC<br>Wait Clock Cycles <b>n</b> .    |

Note: The number of data block size usually depends on the capacity of the device's FIFO in the practical application.

The data block size must be multiple of **burst\*width** (byte). For example: if burst is 4 and the width is 32-bit, so the data block size must be **m\*16**(byte), i.e. **N = m \* 16**.

When DMA controller has completed transferring **N** bytes data, and waiting **n** clock cycles to check the DRQ signal.

This register is only effective to devices, and the *Data Block Size N* should be **0** if it is less than **32**.

## 3.9 GIC

For details about GIC, please refer to the GIC PL400 technical reference manual and ARM GIC Architecture Specification V2.0.

### 3.9.1 Interrupt Source

| Interrupt Source | SRC | Vector | FIQ | Description      |
|------------------|-----|--------|-----|------------------|
| SGI 0            | 0   | 0x0000 |     | SGI 0 interrupt  |
| SGI 1            | 1   | 0x0004 |     | SGI 1 interrupt  |
| SGI 2            | 2   | 0x0008 |     | SGI 2 interrupt  |
| SGI 3            | 3   | 0x000C |     | SGI 3 interrupt  |
| SGI 4            | 4   | 0x0010 |     | SGI 4 interrupt  |
| SGI 5            | 5   | 0x0014 |     | SGI 5 interrupt  |
| SGI 6            | 6   | 0x0018 |     | SGI 6 interrupt  |
| SGI 7            | 7   | 0x001C |     | SGI 7 interrupt  |
| SGI 8            | 8   | 0x0020 |     | SGI 8 interrupt  |
| SGI 9            | 9   | 0x0024 |     | SGI 9 interrupt  |
| SGI 10           | 10  | 0x0028 |     | SGI 10 interrupt |
| SGI 11           | 11  | 0x002C |     | SGI 11 interrupt |
| SGI 12           | 12  | 0x0030 |     | SGI 12 interrupt |
| SGI 13           | 13  | 0x0034 |     | SGI 13 interrupt |
| SGI 14           | 14  | 0x0038 |     | SGI 14 interrupt |
| SGI 15           | 15  | 0x003C |     | SGI 15 interrupt |
| PPI 0            | 16  | 0x0040 |     | PPI 0 interrupt  |
| PPI 1            | 17  | 0x0044 |     | PPI 1 interrupt  |
| PPI 2            | 18  | 0x0048 |     | PPI 2 interrupt  |
| PPI 3            | 19  | 0x004C |     | PPI 3 interrupt  |
| PPI 4            | 20  | 0x0050 |     | PPI 4 interrupt  |
| PPI 5            | 21  | 0x0054 |     | PPI 5 interrupt  |
| PPI 6            | 22  | 0x0058 |     | PPI 6 interrupt  |
| PPI 7            | 23  | 0x005C |     | PPI 7 interrupt  |
| PPI 8            | 24  | 0x0060 |     | PPI 8 interrupt  |
| PPI 9            | 25  | 0x0064 |     | PPI 9 interrupt  |
| PPI 10           | 26  | 0x0068 |     | PPI 10 interrupt |
| PPI 11           | 27  | 0x006C |     | PPI 11 interrupt |
| PPI 12           | 28  | 0x0070 |     | PPI 12 interrupt |
| PPI 13           | 29  | 0x0074 |     | PPI 13 interrupt |
| PPI 14           | 30  | 0x0078 |     | PPI 14 interrupt |
| PPI 15           | 31  | 0x007C |     | PPI 15 interrupt |
| UART 0           | 32  | 0x0080 |     | UART 0 interrupt |
| UART 1           | 33  | 0x0084 |     | UART 1 interrupt |
| UART 2           | 34  | 0x0088 |     | UART 2 interrupt |
| UART 3           | 35  | 0x008C |     | UART 3 interrupt |
| UART 4           | 36  | 0x0090 |     | UART 4 interrupt |
| /                | 37  | 0x0094 |     | /                |

| Interrupt Source | SRC | Vector | FIQ | Description                   |
|------------------|-----|--------|-----|-------------------------------|
| TWI 0            | 38  | 0x0098 |     | TWI 0 interrupt               |
| TWI 1            | 39  | 0x009C |     | TWI 1 interrupt               |
| TWI 2            | 40  | 0x00A0 |     | TWI 2 interrupt               |
| /                | 41  | 0x00A4 |     | /                             |
| /                | 42  | 0x00A8 |     | /                             |
| PA_EINT          | 43  | 0x00AC |     | PA_EINT interrupt             |
| /                | 44  | 0x00B0 |     | /                             |
| DAUDIO-0         | 45  | 0x00B4 |     | DAUDIO-0 interrupt            |
| DAUDIO-1         | 46  | 0x00B8 |     | DAUDIO-1 interrupt            |
| PB_EINT          | 47  | 0x00BC |     | PB_EINT interrupt             |
| /                | 48  | 0x00C0 |     | /                             |
| PG_EINT          | 49  | 0x00C4 |     | PG_EINT interrupt             |
| Timer 0          | 50  | 0x00C8 |     | Timer 0 interrupt             |
| Timer 1          | 51  | 0x00CC |     | Timer 1 interrupt             |
| /                | 52  | 0x00D0 |     | /                             |
| /                | 53  | 0x00D4 |     | /                             |
| /                | 54  | 0x00D8 |     | /                             |
| /                | 55  | 0x00DC |     | /                             |
| /                | 56  | 0x00E0 |     | /                             |
| Watchdog         | 57  | 0x00E4 |     | Watchdog interrupt            |
| /                | 58  | 0x00E8 |     | /                             |
| /                | 59  | 0x00EC |     | /                             |
| /                | 60  | 0x00F0 |     | /                             |
| Audio Codec      | 61  | 0x00F4 |     | Analogy Audio Codec interrupt |
| KEYADC           | 62  | 0x00F8 |     | KEYADC interrupt              |
| Thermal Sensor   | 63  | 0x00FC |     | Thermal Sensor interrupt      |
| External NMI     | 64  | 0x100  |     | External Non-Mask Interrupt   |
| R_timer 0        | 65  | 0x104  |     | R_timer 0 interrupt           |
| R_timer 1        | 66  | 0x108  |     | R_timer 1 interrupt           |
| /                | 67  | 0x010C |     | /                             |
| R_watchdog       | 68  | 0x0110 |     | R_watchdog interrupt          |
| /                | 69  | 0x0114 |     | /                             |
| R_UART           | 70  | 0x0118 |     | R_UART interrupt              |
| R_RSB            | 71  | 0x011C |     | R_RSB interrupt               |
| R_Alarm 0        | 72  | 0x0120 |     | R_Alarm 0 interrupt           |
| R_Alarm 1        | 73  | 0x0124 |     | R_Alarm 1 interrupt           |
| /                | 74  | 0x0128 |     | /                             |
| /                | 75  | 0x012C |     | /                             |
| R_TWI            | 76  | 0x0130 |     | R_TWI interrupt               |
| R_PL_LINT        | 77  | 0x0134 |     | R_PL_LINT interrupt           |
| HMIC             | 78  | 0x0138 |     | HMIC interrupt                |

| Interrupt Source | SRC | Vector | FIQ | Description                        |
|------------------|-----|--------|-----|------------------------------------|
| /                | 79  | 0x013C |     | /                                  |
| /                | 80  | 0x0140 |     | /                                  |
| M-box            | 81  | 0x0144 |     | M-box interrupt                    |
| DMA              | 82  | 0x0148 |     | DMA channel interrupt              |
| HS Timer         | 83  | 0x014C |     | HS Timer interrupt                 |
| /                | 84  | 0x0150 |     | /                                  |
| /                | 85  | 0x0154 |     | /                                  |
| /                | 86  | 0x0158 |     | /                                  |
| /                | 87  | 0x015C |     | /                                  |
| /                | 88  | 0x0160 |     | /                                  |
| /                | 89  | 0x0164 |     | /                                  |
| VE               | 90  | 0x0168 |     | VE interrupt                       |
| /                | 91  | 0x016C |     | /                                  |
| SD/MMC 0         | 92  | 0x0170 |     | SD/MMC Host Controller 0 interrupt |
| SD/MMC 1         | 93  | 0x0174 |     | SD/MMC Host Controller 1 interrupt |
| SD/MMC 2         | 94  | 0x0178 |     | SD/MMC Host Controller 2 interrupt |
| /                | 95  | 0x017C |     | /                                  |
| /                | 96  | 0x0180 |     | /                                  |
| SPI 0            | 97  | 0x0184 |     | SPI 0 interrupt                    |
| SPI 1            | 98  | 0x0188 |     | SPI 1 interrupt                    |
| /                | 99  | 0x018C |     | /                                  |
| /                | 100 | 0x0190 |     | /                                  |
| /                | 101 | 0x0194 |     | /                                  |
| NAND             | 102 | 0x0198 |     | NAND Flash Controller interrupt    |
| USB-DRD          | 103 | 0x019C |     | USB-DRD interrupt                  |
| USB-EHCI0        | 104 | 0x01A0 |     | USB-EHCI0 interrupt                |
| USB-OHCI0        | 105 | 0x01A4 |     | USB-OHCI0 interrupt                |
| /                | 106 | 0x01A8 |     | /                                  |
| /                | 107 | 0x01AC |     | /                                  |
| /                | 108 | 0x01B0 |     | /                                  |
| /                | 109 | 0x01B4 |     | /                                  |
| /                | 110 | 0x01B8 |     | /                                  |
| /                | 111 | 0x01BC |     | /                                  |
| SS               | 112 | 0x01C0 |     | SS interrupt                       |
| /                | 113 | 0x01C4 |     | /                                  |
| /                | 114 | 0x01C8 |     | /                                  |
| /                | 115 | 0x01CC |     | /                                  |
| CSI              | 116 | 0x01D0 |     | CSI interrupt                      |
| CSI_CCI          | 117 | 0x01D4 |     | CSI_CCI interrupt                  |
| LCD              | 118 | 0x01D8 |     | LCD Controller interrupt           |
| /                | 119 | 0x01DC |     | /                                  |

| Interrupt Source | SRC | Vector | FIQ | Description          |
|------------------|-----|--------|-----|----------------------|
| /                | 120 | 0x01E0 |     | /                    |
| MIPI DSI         | 121 | 0x01E4 |     | MIPI DSI interrupt   |
| /                | 122 | 0x01E8 |     | /                    |
| DRC 0/1          | 123 | 0x01EC |     | DRC 0/1 interrupt    |
| /                | 124 | 0x01F0 |     | /                    |
| DE_FE            | 125 | 0x01F4 |     | DE_FE interrupt      |
| /                | 126 | 0x01F8 |     | /                    |
| DE_BE            | 127 | 0x01FC |     | DE_BE interrupt      |
| /                | 128 | 0x0200 |     | /                    |
| GPU-GP           | 129 | 0x0204 |     | GPU-GP interrupt     |
| GPU-GPMMU        | 130 | 0x0208 |     | GPU-GPMMU interrupt  |
| GPU-PP0          | 131 | 0x020C |     | GPU-PP0 interrupt    |
| GPU-PPMMU0       | 132 | 0x0210 |     | GPU-PPMMU0 interrupt |
| GPU-PMU          | 133 | 0x0214 |     | GPU-PMU interrupt    |
| GPU-PP1          | 134 | 0x0218 |     | GPU-PP1 interrupt    |
| GPU-PPMMU1       | 135 | 0x021C |     | GPU-PPMMU1 interrupt |
| /                | 136 | 0x0220 |     | /                    |
| /                | 137 | 0x0224 |     | /                    |
| /                | 138 | 0x0228 |     | /                    |
| /                | 139 | 0x022C |     | /                    |
| CTI0             | 140 | 0x0230 |     | CTI0 interrupt       |
| CTI1             | 141 | 0x0234 |     | CTI1 interrupt       |
| CTI2             | 142 | 0x0238 |     | CTI2 interrupt       |
| CTI3             | 143 | 0x023C |     | CTI3 interrupt       |
| COMMTX0          | 144 | 0x0240 |     | COMMTX0 interrupt    |
| COMMTX1          | 145 | 0x0244 |     | COMMTX1 interrupt    |
| COMMTX2          | 146 | 0x0248 |     | COMMTX2 interrupt    |
| COMMTX3          | 147 | 0x024C |     | COMMTX3 interrupt    |
| COMMRX0          | 148 | 0x0250 |     | COMM RX0 interrupt   |
| COMM RX1         | 149 | 0x0254 |     | COMM RX1 interrupt   |
| COMM RX2         | 150 | 0x0258 |     | COMM RX2 interrupt   |
| COMM RX3         | 151 | 0x025C |     | COMM RX3 interrupt   |
| PMU0             | 152 | 0x0260 |     | PMU0 interrupt       |
| PMU1             | 153 | 0x0264 |     | PMU1 interrupt       |
| PMU2             | 154 | 0x0268 |     | PMU2 interrupt       |
| PMU3             | 155 | 0x026C |     | PMU3 interrupt       |
| AXI_ERROR        | 156 | 0x0270 |     | AXI_ERROR interrupt  |

## 3.10 RTC

### 3.10.1 Overview

The real time clock (RTC) is for calendar usage. It is built around a 30-bit counter and used to count elapsed time in YY-MM-DD and HH-MM-SS. The unit can be operated by the backup battery while the system power is off. It has a built-in leap year generator and a independent power pin (RTC\_VIO).

The alarm generates an alarm signal at a specified time in the power-off mode or normal operation mode. In normal operation mode, both the alarm interrupt and the power management wakeup are activated. In power-off mode, the power management wakeup signal is activated. Two kinds of alarm are supported here: Alarm 0 is a general alarm whose counter is based on seconds, while Alarm 1 is a weekly alarm whose counter is based on the real time.

The 32768Hz oscillator is used only to provide a low power, accurate reference for the RTC.

General Purpose Register can be flag register, and it will save the value all the time when the VDD\_RTC is not power off.

### 3.10.2 RTC Register List

| Module Name | Base Address |
|-------------|--------------|
| RTC         | 0x01F00000   |

| Register Name          | Offset        | Description                            |
|------------------------|---------------|--|
| LOSC_CTRL_REG          | 0x0           | Low Oscillator Control Register I      |
| LOSC_AUTO_SWT_STA_REG  | 0x4           | LOSC Auto Switch Status Register       |
| INTOSC_CLK_PRESCAL_REG | 0x8           | Internal OSC Clock Prescalar Register  |
| RTC YY_MM_DD_REG       | 0x10          | RTC Year-Month-Day Register            |
| RTC_HH_MM_SS_REG       | 0x14          | RTC Hour-Minute-Second Register        |
| ALARM0_COUNTER_REG     | 0x20          | Alarm 0 Counter Register               |
| ALARM0_CUR_VLU_REG     | 0x24          | Alarm 0 Counter Current Value Register |
| ALARM0_ENABLE_REG      | 0x28          | Alarm 0 Enable Register                |
| ALARM0_IRQ_EN          | 0x2C          | Alarm 0 IRQ Enable Register            |
| ALARM0_IRQ_STA_REG     | 0x30          | Alarm 0 IRQ Status Register            |
| ALARM1_WK_HH_MM_SS     | 0x40          | Alarm 1 Week HMS Register              |
| ALARM1_ENABLE_REG      | 0x44          | Alarm 1 Enable Register                |
| ALARM1_IRQ_EN          | 0x48          | Alarm 1 IRQ Enable Register            |
| ALARM1_IRQ_STA_REG     | 0x4C          | Alarm 1 IRQ Status Register            |
| ALARM_CONFIG_REG       | 0x50          | Alarm Configuration Register           |
| LOSC_OUT_GATING_REG    | 0x60          | LOSC output gating register            |
| GP_DATA_REG            | 0x100 + N*0x4 | General Purpose Register<br>(N=0~3)    |
| GPL_HOLD_OUTPUT_REG    | 0x180         | GPL Hold Output Register               |
| VDD_RTC_REG            | 0x190         | VDD RTC Regulate Register              |
| IC_CHAR_REG            | 0x1F0         | IC Characteristic Register             |

### 3.10.3 RTC Register Description

#### **LOSC Control (Default: 0x00004000)**

| Offset:0x0 |            |             | Register Name: LOSC_CTRL_REG  |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:16      | W          | 0x0         | /   |
| 15         | /          | /           | /   |
| 14         | R/W        | 0x1         | LOSC_AUTO_SWT_EN.<br>LOSC auto switch enable.<br>0: Disable, 1: Enable.   |
| 13:10      | /          | /           | /   |
| 9          | R/W        | 0x0         | ALM_DDHHMMSS_ACCE.<br>ALARM DD-HH-MM-SS access.<br>After writing the ALARM DD-HH-MM-SS register, this bit is set and it will be cleared until the real writing operation is finished.   |
| 8          | R/W        | 0x0         | RTC_HHMMSS_ACCE.<br>RTC HH-MM-SS access.<br>After writing the RTC HH-MM-SS register, this bit is set and it will be cleared until the real writing operation is finished.<br>After writing the RTC YY-MM-DD register, the YY-MM-DD register will be refreshed for at most one second. |
| 7          | R/W        | 0x0         | RTC_YYMMDD_ACCE.<br>RTC YY-MM-DD access.<br>After writing the RTC YY-MM-DD register, this bit is set and it will be cleared until the real writing operation is finished.<br>After writing the RTC YY-MM-DD register, the YY-MM-DD register will be refreshed for at most one second. |
| 6:4        | /          | /           | /   |
| 3:2        | R/W        | 0x0         | EXT_LOSC_GSM.<br>External 32768Hz Crystal GSM.<br>00 low<br>01<br>10<br>11 high   |
| 1          | /          | /           | /   |
| 0          | R/W        | 0x0         | LOSC_SRC_SEL.<br>LOSC Clock source Select. 'N' is the value of Internal OSC Clock Prescalar register.   |

|  |  |  |  |
|--|--|--|--|
|  |  |  | 0: InternalOSC / N, 1: External 32.768KHz OSC. |
|--|--|--|--|

Note:

- 1) Any bit of [9:7] is set, the RTC HH-MM-SS, YY-MM-DD and ALARM DD-HH-MM-SS register can't be written.
- 2) Internal OSC is about 600 KHz ~700 KHz.

## LOSC Auto Switch Status Register (Default: 0x00000000)

| Offset:0x4 |            |             | Register Name: LOSC_AUTO_SWT_STA_REG  |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31:2       | /          | /           | /   |
| 1          | R/W        | 0x0         | LOSC_AUTO_SWT_PEND.<br>LOSC auto switch pending.<br>0: no effect;<br>1: auto switches pending.<br>Set 1 to this bit will clear it.                                      |
| 0          | RO         | 0x0         | LOSC_SRC_SEL_STA.<br>Checking LOSC Clock Source Status. 'N' is the value of Internal OSC Clock Prescalar register.<br>0: InternalOSC / N;<br>1: External 32.768KHz OSC. |

## Internal OSC Clock Prescalar Register (Default: 0x00000014)

| Offset:0x8 |            |             | Register Name: INTOSC_CLK_PRESCAL_REG  |
|------------|------------|-------------|--|
| Bit        | Read/Write | Default/Hex | Description  |
| 31:5       | /          | /           | /  |
| 4:0        | R/W        | 0x14        | INTOSC_CLK_PRESCAL.<br>Internal OSC Clock Prescalar value N.<br>00000: 1<br>00001: 2<br>00010: 3<br>.....<br>11111: 32 |

## RTC YY-MM-DD Register (Default: 0x00000000)

| Offset:0x10 |            |             | Register Name: RTC_YY_MM_DD_REG              |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description                                  |
| 31:23       | /          | /           | /  |
| 22          | R/W        | 0x0         | LEAP.<br>Leap Year.<br>0: not, 1: Leap year. |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | This bit cannot set by hardware. It should be set or clear by software. |
| 21:16 | R/W | x | YEAR.<br>Year.<br>Range from 0~63.                                      |
| 15:12 | /   | / | /   |
| 11:8  | R/W | x | MONTH.<br>Month.<br>Range from 1~12.                                    |
| 7:5   | /   | / | /   |
| 4:0   | R/W | x | DAY.<br>Day.<br>Range from 1~31.  |

**Note:**

If the written value is not from 1 to 31 in Day Area, it turns into 31 automatically. Month Area and Year Area are similar to Day Area.

The number of days in different month may be different.

## RTC HH-MM-SS Register (Default: 0x00000000)

| Offset:0x14 |            |             | Register Name: RTC_HH_MM_SS_REG   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:29       | R/W        | 0x0         | WK_NO.<br>Week number.<br>000: Monday<br>001: Tuesday<br>010: Wednesday<br>011: Thursday<br>100: Friday<br>101: Saturday<br>110: Sunday<br>111: / |
| 28:21       | /          | /           | /   |
| 20:16       | R/W        | x           | HOUR.<br>Range from 0~23  |
| 15:14       | /          | /           | /   |
| 13:8        | R/W        | x           | MINUTE.<br>Range from 0~59  |
| 7:6         | /          | /           | /   |
| 5:0         | R/W        | x           | SECOND.<br>Range from 0~59  |

**Note:** If the written value is not from 0 to 59 in Second Area, it turns into 59 automatically. Minute Area

and Hour Area are similar to Second Area.

### **Alarm 0 Counter Register (Default: 0x00000000)**

| Offset:0x20 |            |             | Register Name: ALARM0_COUNTER_REG                      |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R/W        | 0x0         | ALARM0_COUNTER.<br>Alarm 0 Counter is Based on Second. |

**Note:** If the second is set to 0, it will be 1 second in fact.

### **Alarm 0 Current Value Register**

| Offset:0x24 |            |             | Register Name: ALARM0_CUR_VLU_REG                        |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | RO         | x           | ALARM0_CUR_VLU.<br>Check Alarm 0 Counter Current Values. |

**Note:** If the second is set to 0, it will be 1 second in fact.

### **Alarm 0 Enable Register (Default: 0x00000000)**

| Offset:0x28 |            |             | Register Name: ALARM0_ENABLE_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:1        | /          | /           | /   |
| 0           | R/W        | 0x0         | ALM_0_EN<br>Alarm 0 Enable.<br>If this bit is set to “1”, the Alarm 0 Counter register’s valid bits will down count to zero, and the alarm pending bit will be set to “1”.<br>0: disable,<br>1: enable. |

### **Alarm 0 IRQ Enable Register (Default: 0x00000000)**

| Offset:0x2C |            |             | Register Name: ALARM0_IRQ_EN                                       |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | ALARM0_IRQ_EN.<br>Alarm 0 IRQ Enable.<br>0: disable;<br>1: enable. |

## Alarm 0 IRQ Status Register (Default: 0x00000000)

| Offset:0x30 |            |             | Register Name: ALARM0_IRQ_STA_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | ALARM0_IRQ_PEND.<br>Alarm 0 IRQ Pending bit.<br>0: No effect;<br>1: Pending, alarm 0 counter value is reached.<br>If alarm 0 irq enable is set to 1, the pending bit will be sent to the interrupt controller. |

## Alarm 1 Week HH-MM-SS Register (Default: 0x00000000)

| Offset:0x40 |            |             | Register Name: ALARM1_WK_HH_MM-SS |
|-------------|------------|-------------|-----------------------------------|
| Bit         | Read/Write | Default/Hex | Description                       |
| 31:21       | /          | /           | /                                 |
| 20:16       | R/W        | x           | HOUR.<br>Range from 0~23.         |
| 15:14       | /          | /           | /                                 |
| 13:8        | R/W        | x           | MINUTE.<br>Range from 0~59.       |
| 7:6         | /          | /           | /.                                |
| 5:0         | R/W        | x           | SECOND.<br>Range from 0~59.       |

**Note:** If the written value is not from 0 to 59 in Second Area, it turns into 59 automatically. Minute Area and Hour Area are similar to Second Area.

## Alarm 1 Enable Register (Default: 0x00000000)

| Offset:0x44 |            |             | Register Name: ALARM1_EN_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:7        | /          | /           | /   |
| 6           | R/W        | 0x0         | WK6_ALM1_EN.<br>Week 6 (Sunday) Alarm 1 Enable.<br>0: Disable;<br>1: Enable.<br>If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 6, the week 6 alarm irq pending bit will be set to "1". |
| 5           | R/W        | 0x0         | WK5_ALM1_EN.  |

|   |     |     |   |
|---|-----|-----|---|
|   |     |     | <p>Week 5 (Saturday) Alarm 1 Enable.<br/>         0: Disable;<br/>         1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 5, the week 5 alarm irq pending bit will be set to "1".</p>                            |
| 4 | R/W | 0x0 | <p>WK4_ALM1_EN.<br/>         Week 4 (Friday) Alarm 1 Enable.<br/>         0: Disable, 1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 4, the week 4 alarm irq pending bit will be set to "1".</p>                 |
| 3 | R/W | 0x0 | <p>WK3_ALM1_EN.<br/>         Week 3 (Thursday) Alarm 1 Enable.<br/>         0: Disable;<br/>         1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 3, the week 3 alarm irq pending bit will be set to "1".</p>  |
| 2 | R/W | 0x0 | <p>WK2_ALM1_EN.<br/>         Week 2 (Wednesday) Alarm 1 Enable.<br/>         0: Disable;<br/>         1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 2, the week 2 alarm irq pending bit will be set to "1".</p> |
| 1 | R/W | 0x0 | <p>WK1_ALM1_EN.<br/>         Week 1 (Tuesday) Alarm 1 Enable.<br/>         0: Disable;<br/>         1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit [31:29] is 1, the week 1 alarm irq pending bit will be set to "1".</p>   |
| 0 | R/W | 0x0 | <p>WKO_ALM1_EN.<br/>         Week 0 (Monday) Alarm 1 Enable.<br/>         0: Disable;<br/>         1: Enable.<br/>         If this bit is set to "1", only when the Alarm 1 Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS</p>  |

|  |  |  |   |
|--|--|--|---|
|  |  |  | register and the register RTC HH-MM-SS bit [31:29] is 0, the week 0 alarm irq pending bit will be set to "1". |
|--|--|--|---|

### Alarm 1 IRQ Enable Register (Default: 0x00000000)

| Offset:0x48 |            |             | Register Name: ALARM1_IRQ_EN                                       |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | ALARM1_IRQ_EN.<br>Alarm 1 IRQ Enable.<br>0: disable;<br>1: enable. |

### Alarm 1 IRQ Status Register (Default: 0x00000000)

| Offset:0x4C |            |             | Register Name: ALARM1_IRQ_STA_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | ALARM1_WEEK_IRQ_PEND.<br>Alarm 1 Week (0/1/2/3/4/5/6) IRQ Pending.<br>0: No effect;<br>1: Pending, week counter value is reached.<br>If alarm 1 week irq enable is set to 1, the pending bit will be sent to the interrupt controller. |

### Alarm Config Register (Default: 0x00000000)

| Offset:0x50 |            |             | Register Name: ALARM_CONFIG_REG  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | ALARM_WAKEUP.<br>Configuration of alarm wake up output.<br>0: disable alarm wake up output;<br>1: enable alarm wake up output. |

### LOSC Output Gating Register (Default: 0x00000000)

| Offset:0x60 |            |             | Register Name: LOSC_OUT_GATING_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | LOSC_OUT_GATING.<br>Configuration of LOSC output, and no LOSC output by default. |

|  |  |   |
|--|--|---|
|  |  | 0: Enable LOSC output gating;<br>1: Disable LOSC output gating. |
|--|--|---|

## General Purpose Register (Default: 0x00000000)

| Offset:0x100+N *0x4<br>(N=0~3) |            |             | Register Name: GP_DATA_REGn |
|--------------------------------|------------|-------------|-----------------------------|
| Bit                            | Read/Write | Default/Hex | Description                 |
| 31:0                           | R/W        | 0x0         | GP_DATA.<br>Data [31:0].    |

**Note:** general purpose register 0/1/2/3 value can be stored if the VDD\_RTC is larger than 1.0v.

## GPL Hold Output Register (Default: 0x00000000)

| Offset:0x180 |            |             | Register Name: GPL_HOLD_OUTPUT_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:12        | /          | /           | /  |
| 11           | R/W        | 0x0         | GPL11_HOLD_OUTPUT.<br>Hold the output of GPIO11 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 10           | R/W        | 0x0         | GPL10_HOLD_OUTPUT.<br>Hold the output of GPIO10 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 9            | R/W        | 0x0         | GPL9_HOLD_OUTPUT.<br>Hold the output of GPIO9 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable   |
| 8            | R/W        | 0x0         | GPL8_HOLD_OUTPUT.<br>Hold the output of GPIO8 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable   |
| 7            | R/W        | 0x0         | GPL7_HOLD_OUTPUT.<br>Hold the output of GPIO7 when system's power is   |

|   |     |     |   |
|---|-----|-----|---|
|   |     |     | changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable   |
| 6 | R/W | 0x0 | GPL6_HOLD_OUTPUT.<br>Hold the output of GPIOL6 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 5 | R/W | 0x0 | GPL5_HOLD_OUTPUT.<br>Hold the output of GPIOL5 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 4 | R/W | 0x0 | GPL4_HOLD_OUTPUT.<br>Hold the output of GPIOL4 when system's power is changing. The outputs must be low level (0) or high level (1) or High-Z; any other output may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 3 | R/W | 0x0 | GPL3_HOLD_OUTPUT.<br>Hold the output of GPIOL3 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 2 | R/W | 0x0 | GPL2_HOLD_OUTPUT.<br>Hold the output of GPIOL2 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 1 | R/W | 0x0 | GPL1_HOLD_OUTPUT.<br>Hold the output of GPIOL1 when system's power is changing. The output must be low level (0) or high level (1) or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
| 0 | R/W | 0x0 | GPL0_HOLD_OUTPUT.<br>Hold the output of GPIOL0 when system's power is changing. The output must be low level (0) or high level (1)  |

|  |  |  |  |
|--|--|--|--|
|  |  |  | or High-Z; any other outputs may not hold on.<br>0: Hold disable<br>1: Hold enable |
|--|--|--|--|

## VDD RTC Regulation Register (Default: 0x00000004)

| Offset:0x190 |            |             | Register Name: VDD_RTC_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:3         | /          | /           | /   |
| 2:0          | R/W        | 0x100       | <p>VDD_RTC_REGU.</p> <p>These bits are useful for regulating the RTC_VIO from 0.7v to 1.4v, and the regulation step is 0.1v.</p> <p>000: 0.7v<br/>001: 0.8v<br/>010: 0.9v<br/>011: 1.0v<br/>100: 1.1v<br/>101: 1.2v<br/>110: 1.3v<br/>111: 1.4v</p> |

## IC Characteristic Register (Default: 0x00000000)

| Offset:0x1F0 |            |             | Register Name: IC_CHARA_REG |
|--------------|------------|-------------|-----------------------------|
| Bit          | Read/Write | Default/Hex | Description                 |
| 31:0         | R/W        | 0x0         | /                           |

## 3.11 R\_Timer

### 3.11.1 Overview

The A33 supports two general timers: R\_timer 0 and R\_timer 1, which use the low speed OSC or OSC24M as clock source.

R\_timer 0 and R\_timer 1 share a programmable 3-bit pre-scale that provides the division of the clock source. They can work in auto-reload mode or no-reload mode. When the current value in *Current Value Register* is counting down to zero, the timer will generate interrupt if interrupt enable bit is set.

## 3.12 R\_INTC

### 3.12.1 Overview

The interrupt controller has the following feature:

- Controls the nIRQ processor
- Support thirty-one individually maskable interrupt sources
- One external NMI interrupt source
- 4-Level priority controller
- Six external sources of edge-sensitive or level-sensitive
- Support fast forcing

It provides handling of up to thirty-two interrupt sources. The 4-level Priority Controller allows the user to define the priority for each interrupt source, thus permitting higher priority interrupts to be serviced even if a lower priority interrupt is being treated. The fast forcing feature redirects any internal or external source to provide a fast interrupt rather than a normal interrupt.

## 3.13 R\_PWM

### 3.13.1 Overview

The output of the R\_PWM is a toggling signal whose frequency and duty cycle can be modulated by its programmable registers. Each channel has a dedicated internal 16-bit up counter. If the counter reaches the value stored in the channel period register, it resets. At the beginning of a count period cycle, the PWMOUT is set to active state and count from 0.

The R\_PWM divider divides the clock (24MHz) by  $1 \sim 4096$  according to the pre-scalar bits in the R\_PWM control register.

In R\_PWM cycle mode, the output will be a square waveform, the frequency is set to the period register. In R\_PWM pulse mode, the output will be a positive pulse or a negative pulse.

## 3.14 R\_Watchdog

### 3.14.1 Overview

The R\_watchdog is used to resume the controller operation when it had been disturbed by malfunctions such as noise and system errors. It features a down counter that allows a watchdog period of up to 16 seconds. It can generate a general reset or interrupt request. The watchdog generates the reset signal to reset CPUS or the whole system.

## 3.15 System Control

### 3.15.1 Overview

| Area         | Address                | Size(Bytes) |
|--------------|------------------------|-------------|
| A1           | 0x00000000--0x00007FFF | 32K         |
| A2           | 0x00044000--0x00053FFF | 64K         |
| CPU0 I-Cache |                        | 32K         |
| CPU0 D-Cache |                        | 32K         |
| CPU1 I-Cache |                        | 32K         |
| CPU1 D-Cache |                        | 32K         |
| CPU2 I-Cache |                        | 32K         |
| CPU2 D-Cache |                        | 32K         |
| CPU3 I-Cache |                        | 32K         |
| CPU3 D-Cache |                        | 32K         |
| CPU L2 Cache |                        | 512K        |
| Total        |                        | 864K        |

### 3.15.2 System Control Register List

| Module Name | Base Address |
|-------------|--------------|
| SRAM        | 0x01C00000   |

| Register Name  | Offset | Description             |
|----------------|--------|-------------------------|
| SRAM_CTRL_REG0 | 0x0    | SRAM Control Register 0 |
| SRAM_CTRL_REG1 | 0x4    | SRAM Control Register 1 |

### 3.15.3 System Control Register Description

#### **SRAM Control Register 0 (Default: 0x7FFFFFFF)**

| Offset:0x0 |            |             | Register Name: SRAM_CTRL_REG0   |
|------------|------------|-------------|---|
| Bit        | Read/Write | Default/Hex | Description   |
| 31         | /          | /           | /   |
| 30:0       | R/W        | 0x7fffffff  | SRAM_C1_MAP.<br>SRAM Area C1 50K Bytes Configuration by AHB.<br>0: map to CPU/DMA<br>1: map to VE |

#### **SRAM Control Register 1 (Default: 0x00001300)**

| Offset:0x4 |            |             | Register Name: SRAM_CTRL_REG1  |
|------------|------------|-------------|--|
| Bit        | Read/Write | Default/Hex | Description  |
| 31         | R/W        | 0x0         | BIST_DMA_CTRL_SEL.<br>Bist and DMA control select.<br>0: DMA, 1: Bist. |
| 30:0       | /          | /           | /.   |

## 3.16 Audio CODEC

### 3.16.1 Overview

The embedded audio codec is a high-quality stereo audio codec with headphone amplifier and is designed for mobile computing and communications. It provides a stereo DAC for playback and stereo ADC for recording.

It includes the following features:

- Two audio digital to analog(DAC) channels
  - Stereo capless headphone drivers
  - Up to 100dB SNR
  - Support DAC sample rates from 8KHz to 192KHz
- Support analog/ digital volume control
- Differential earpiece driver
- Two low-noise analog microphone bias outputs
- Analog low-power loop from line-in /microphone/phonein to headphone/earpiece outputs
- Accessory button press detection
- Support four audio inputs
  - Two differential microphone inputs
  - Stereo line-in input
  - Differential Phonein input
- Two audio analog-to-digital(ADC) channels
  - 94dB SNR
  - Support ADC sample rates from 8KHz to 48KHz

### 3.16.2 Signal Description

| Signal Name | Type | Description                         |
|-------------|------|-------------------------------------|
| HBIAS       | O    | Headset microphone bias supply      |
| MBIAS       | O    | Main analog microphone bias supply  |
| PHONEOUTP   | O    | Phone positive output               |
| PHONEOUTN   | O    | Phone negative output               |
| MICIN1P     | I    | First microphone positive input     |
| MICIN1N     | I    | First microphone negative input     |
| MICIN2P     | I    | Second microphone positive input    |
| MICIN2N     | I    | Second microphone negative input    |
| PHONEP      | I    | Phone positive input                |
| PHONEN      | I    | Phone negative input                |
| LINEINL     | I    | Line in left input                  |
| LINEINR     | I    | Line in right input                 |
| HPCOMFB     | I    | Headphone common reference feedback |
| HPCOM       | O    | Headphone common reference          |
| HPOUTL      | O    | Headphone Left output               |
| HPOUTR      | O    | Headphone Right output              |

Power Description:

|         |     |                                  |
|---------|-----|----------------------------------|
| VRA1    | O   | Reference                        |
| VRA2    | O   | Reference                        |
| VRP     | O   | Reference                        |
| AVCC    | I   | Analog Power                     |
| HPVCCIN | I   | Headphone Amplifier Power Supply |
| HPVCCBP | O   | Headphone Amplifier Power Bypass |
| AGND    | GND | Analog Ground                    |

### 3.16.3 Block Diagram




Figure 3.16-1 Audio CODEC Block Diagram

### 3.16.4 Audio Codec Register List

| Module Name | Base Address |
|-------------|--------------|
| AC          | 0x01C22C00   |

| Register Name    | Offset | Description                                     |
|------------------|--------|---|
| DA_CTL           | 0x000  | Digital Audio Control Register                  |
| DA_FAT0          | 0x004  | Digital Audio Format Register 0                 |
| DA_FAT1          | 0x008  | Digital Audio Format Register 1                 |
| DA_TXFIFO        | 0x00C  | Digital Audio TX FIFO Register                  |
| DA_RXFIFO        | 0x010  | Digital Audio RX FIFO Register                  |
| DA_FCTL          | 0x014  | Digital Audio FIFO Control Register             |
| DA_FSTA          | 0x018  | Digital Audio FIFO Status Register              |
| DA_INT           | 0x01C  | Digital Audio Interrupt Control Register        |
| DAISTA           | 0x020  | Digital Audio Interrupt Status Register         |
| DA_CLKD          | 0x024  | Digital Audio Clock Divide Register             |
| DA_TXCNT         | 0x028  | Digital Audio RX Sample Counter Register        |
| DA_RXCNT         | 0x02C  | Digital Audio TX Sample Counter Register        |
| DA_TXCHSEL       | 0x030  | Digital Audio TX Channel Select register        |
| DA_TXCHMAP       | 0x034  | Digital Audio TX Channel Mapping Register       |
| DA_RXCHSEL       | 0x038  | Digital Audio RX Channel Select register        |
| DA_RXCHMAP       | 0x03C  | Digital Audio RX Channel Mapping Register       |
| CHIP_AUDIO_RST   | 0x200  | Chip Soft Reset Register                        |
| SYSCLK_CTL       | 0x20C  | System Clock Control Register                   |
| MOD_CLK_ENA      | 0x210  | Module Clock Control Register                   |
| MOD_RST_CTL      | 0x214  | Module Reset Control Register                   |
| SYS_SR_CTRL      | 0x218  | System Sample rate & SRC Configuration Register |
| SYS_SRC_CLK      | 0x21C  | System SRC Clock Source Select Register         |
| SYS_DVC_MOD      | 0x220  | System DVC Mode Select Register                 |
| AIF1CLK_CTRL     | 0x240  | AIF1 BCLK/LRCK Control Register                 |
| AIF1_ADCDAT_CTRL | 0x244  | AIF1 ADCDAT Control Register                    |
| AIF1_DACDAT_CTRL | 0x248  | AIF1 DACDAT Control Register                    |
| AIF1_MXR_SRC     | 0x24C  | AIF1 Digital Mixer Source Select Register       |
| AIF1_VOL_CTRL1   | 0x250  | AIF1 Volume Control 1 Register                  |
| AIF1_VOL_CTRL2   | 0x254  | AIF1 Volume Control 2 Register                  |
| AIF1_VOL_CTRL3   | 0x258  | AIF1 Volume Control 3 Register                  |
| AIF1_VOL_CTRL4   | 0x25C  | AIF1 Volume Control 4 Register                  |
| AIF1_MXR_GAIN    | 0x260  | AIF1 Digital Mixer Gain Control Register        |
| AIF1_RXD_CTRL    | 0x264  | AIF1 Receiver Data Discarding Control Register  |
| AIF2_CLK_CTRL    | 0x280  | AIF2 BCLK/LRCK Control Register                 |
| AIF2_ADCDAT_CTRL | 0x284  | AIF2 ADCDAT Control Register                    |

|                  |       |   |
|------------------|-------|---|
| AIF2_DACDAT_CTRL | 0x288 | AIF2 DACDAT Control Register                          |
| AIF2_MXR_SRC     | 0x28C | AIF2 Digital Mixer Source Select Register             |
| AIF2_VOL_CTRL1   | 0x290 | AIF2 Volume Control 1 Register                        |
| AIF2_VOL_CTRL2   | 0x298 | AIF2 Volume Control 2 Register                        |
| AIF2_MXR_GAIN    | 0x2A0 | AIF2 Digital Mixer Gain Control Register              |
| AIF2_RXD_CTRL    | 0x2A4 | AIF2 Receiver Data Discarding Control Register        |
| AIF3_CLK_CTRL    | 0x2C0 | AIF3 BCLK/LRCK Control Register                       |
| AIF3_ADCDAT_CTRL | 0x2C4 | AIF3 ADCDAT Control Register                          |
| AIF3_DACDAT_CTRL | 0x2C8 | AIF3 DACDAT Control Register                          |
| AIF3_SGP_CTRL    | 0x2CC | AIF3 Signal Path Control Register                     |
| AIF3_RXD_CTRL    | 0x2E4 | AIF3 Receiver Data Discarding Control Register        |
| ADC_DIG_CTRL     | 0x300 | ADC Digital Control Register                          |
| ADC_VOL_CTRL     | 0x304 | ADC Volume Control Register                           |
| ADC_DBG_CTRL     | 0x308 | ADC Debug Control Register                            |
| DAC_DIG_CTRL     | 0x320 | DAC Digital Control Register                          |
| DAC_VOL_CTRL     | 0x324 | DAC Volume Control Register                           |
| DAC_DBG_CTRL     | 0x328 | DAC Debug Control Register                            |
| DAC_MXR_SRC      | 0x330 | DAC Digital Mixer Source Select Register              |
| DAC_MXR_GAIN     | 0x334 | DAC Digital Mixer Gain Control Register               |
| AC_ADC_DAPLSTA   | 0x400 | ADC DAP Left Status Register                          |
| AC_ADC_DAPRSTA   | 0x404 | ADC DAP Right Status Register                         |
| AC_ADC_DAPLCTRL  | 0x408 | ADC DAP Left Channel Control Register                 |
| AC_ADC_DAPRCTRL  | 0x40C | ADC DAP Right Channel Control Register                |
| AC_ADC_DAPLTL    | 0x410 | ADC DAP Left Target Level Register                    |
| AC_ADC_DAPRTL    | 0x414 | ADC DAP Right Target Level Register                   |
| AC_ADC_DAPLHAC   | 0x418 | ADC DAP Left High Average Coef Register               |
| AC_ADC_DAPLLAC   | 0x41C | ADC DAP Left Low Average Coef Register                |
| AC_ADC_DAPRHAC   | 0x420 | ADC DAP Right High Average Coef Register              |
| AC_ADC_DAPRLAC   | 0x424 | ADC DAP Right Low Average Coef Register               |
| AC_ADC_DAPLDT    | 0x428 | ADC DAP Left Decay Time Register                      |
| AC_ADC_DAPLAT    | 0x42C | ADC DAP Left Attack Time Register                     |
| AC_ADC_DAPRDT    | 0x430 | ADC DAP Right Decay Time Register                     |
| AC_ADC_DAPRAT    | 0x434 | ADC DAP Right Attack Time Register                    |
| AC_ADC_DAPNTH    | 0x438 | ADC DAP Noise Threshold Register                      |
| AC_ADC_DAPLHNAC  | 0x43C | ADC DAP Left Input Signal High Average Coef Register  |
| AC_ADC_DAPLLNAC  | 0x440 | ADC DAP Left Input Signal Low Average Coef Register   |
| AC_ADC_DAPRHNAC  | 0x444 | ADC DAP Right Input Signal High Average Coef Register |
| AC_ADC_DAPRLNAC  | 0x448 | ADC DAP Right Input Signal Low Average Coef Register  |
| AC_DAPHHPFC      | 0x44C | ADC DAP High HPF Coef Register                        |
| AC_DAPLHPFC      | 0x450 | ADC DAP Low HPF Coef Register                         |
| AC_DAPOPT        | 0x454 | ADC DAP Optimum Register                              |
| AC_DAC_DAPCTRL   | 0x480 | DAC DAP Control Register                              |

|                 |       |   |
|-----------------|-------|---|
| AC_DAC_DAPHHPFC | 0x484 | DAC DAP High HPF Coef Register                  |
| AC_DAC_DAPLHPFC | 0x488 | DAC DAP Low HPF Coef Register                   |
| AC_DAC_DAPLHAVC | 0x48C | DAC DAP Left High Energy Average Coef Register  |
| AC_DAC_DAPLLAVC | 0x490 | DAC DAP Left Low Energy Average Coef Register   |
| AC_DAC_DAPRHAVC | 0x494 | DAC DAP Right High Energy Average Coef Register |
| AC_DAC_DAPRLAVC | 0x498 | DAC DAP Right Low Energy Average Coef Register  |
| AC_DAC_DAPHGDEC | 0x49C | DAC DAP High Gain Decay Time Coef Register      |
| AC_DAC_DAPLGDEC | 0x4A0 | DAC DAP Low Gain Decay Time Coef Register       |
| AC_DAC_DAPHGATC | 0x4A4 | DAC DAP High Gain Attack Time Coef Register     |
| AC_DAC_DAPLGATC | 0x4A8 | DAC DAP Low Gain Decay Time Coef Register       |
| AC_DAC_DAPHETHD | 0x4AC | DAC DAP High Energy Threshold Register          |
| AC_DAC_DAPLETHD | 0x4B0 | DAC DAP Low Energy Threshold Register           |
| AC_DAC_DAPHGKPA | 0x4B4 | DAC DAP High Gain K Parameter Register          |
| AC_DAC_DAPLGKPA | 0x4B8 | DAC DAP Low Gain K Parameter Register           |
| AC_DAC_DAPHGOPA | 0x4BC | DAC DAP High Gain Offset Parameter Register     |
| AC_DAC_DAPLGOPA | 0x4C0 | DAC DAP Low Gain Offset Parameter Register      |
| AC_DAC_DAPOPT   | 0x4C4 | DAC DAP Optimum Register                        |
| AGC_ENA         | 0x4D0 | AGC Enable Register                             |
| DRC_ENA         | 0x4D4 | DRC Enable Register                             |
| SRC1_CTRL1      | 0x4E0 | SRC1 Control 1 Register                         |
| SRC1_CTRL2      | 0x4E4 | SRC1 Control 2 Register                         |
| SRC1_CTRL3      | 0x4E8 | SRC1 Control 3 Register                         |
| SRC1_CTRL4      | 0x4EC | SRC1 Control 4 Register                         |
| SRC2_CTRL1      | 0x4F0 | SRC2 Control 1 Register                         |
| SRC2_CTRL2      | 0x4F4 | SRC2 Control 2 Register                         |
| SRC2_CTRL3      | 0x4F8 | SRC2 Control 3 Register                         |
| SRC2_CTRL4      | 0x4FC | SRC2 Control 4 Register                         |

### 3.16.5 Audio Codec Register Description

#### I2S\_AP Control Register

| Offset: 0x000 |            |             | Register Name: DA_CTL<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:9          | /          | /           | /  |
| 8             | R/W        | 0           | SDO_EN<br>0: Disable<br>1: Enable  |
| 7             | /          | /           | /  |
| 6             | R/W        | 0           | ASS<br>Audio sample select when TX FIFO under run<br>0: Sending zero<br>1: Sending last audio sample                           |
| 5             | R/W        | 0           | MS<br>Master Slave Select<br>0: Master<br>1: Slave   |
| 4             | R/W        | 0           | PCM<br>0: I2S Interface<br>1: PCM Interface  |
| 3             | R/W        | 0           | LOOP<br>Loop back test<br>0: Normal mode<br>1: Loop back test<br>When set '1', connecting the SDO with the SDI in Master mode. |
| 2             | R/W        | 0           | TXEN<br>Transmitter Block Enable<br>0: Disable<br>1: Enable  |
| 1             | R/W        | 0           | RXEN<br>Receiver Block Enable<br>0: Disable<br>1: Enable   |
| 0             | R/W        | 0           | GEN<br>Globe Enable<br>A disable on this bit overrides any other block or channel enables and flushes all FIFOs.<br>0: Disable |

|  |  |           |
|--|--|-----------|
|  |  | 1: Enable |
|--|--|-----------|

## I2S\_AP Format Register 1

| Offset: 0x004 |            |             | Register Name: DA_FATO<br>Default Value: 0x0000_000C   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:8          | /          | /           | /  |
| 7             | R/W        | 0           | LRCP<br>Left/ Right Clock Parity<br>0: Normal<br>1: Inverted<br>In DSP/ PCM mode<br>0: MSB is available on 2nd BCLK rising edge after LRC rising edge<br>1: MSB is available on 1st BCLK rising edge after LRC rising edge |
| 6             | R/W        | 0           | BCP<br>BCLK Parity<br>0: Normal<br>1: Inverted   |
| 5:4           | R/W        | 0           | SR<br>Sample Resolution<br>00: 16-bits<br>01: 20-bits<br>10: 24-bits<br>11: Reserved   |
| 3:2           | R/W        | 0x3         | WSS<br>Word Select Size<br>00: 16 BCLK<br>01: 20 BCLK<br>10: 24 BCLK<br>11: 32 BCLK  |
| 1:0           | R/W        | 0           | FMT<br>Serial Data Format<br>00: Standard I2S Format<br>01: Left Justified Format<br>10: Right Justified Format<br>11: Reserved  |

## I2S\_AP Format Register 1

| Offset: 0x008 |            |             | Register Name: DA_FAT1<br>Default Value: 0x0000_4020   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:12         | R/W        | 0x4         | PCM_SYNC_PERIOD<br>PCM SYNC Period Clock Number<br>000: 16 BCLK period<br>001: 32 BCLK period<br>010: 64 BCLK period<br>011: 128 BCLK period<br>100: 256 BCLK period<br>Others : Reserved  |
| 11            | R/W        | 0           | PCM_SYNC_OUT<br>PCM Sync Out<br>0: Enable PCM_SYNC output in Master mode<br>1: Suppress PCM_SYNC whilst keeping PCM_CLK running.<br>Some Codec utilize this to enter a low power state.  |
| 10            | R/W        | 0           | PCM Out Mute<br>Write 1 force PCM_OUT to 0   |
| 9             | R/W        | 0           | MLS<br>MSB / LSB First Select<br>0: MSB First<br>1: LSB First  |
| 8             | R/W        | 0           | SEXT<br>Sign Extend (only for 16 bits slot)<br>0: Zeros or audio gain padding at LSB position<br>1: Sign extension at MSB position<br>When writing the bit is 0, the unused bits are audio gain for 13-bit linear sample and zeros padding for 8-bit companding sample.<br>When writing the bit is 1, the unused bits are both sign extension. |
| 7:6           | R/W        | 0           | SI<br>Slot Index<br>00: the 1st slot<br>01: the 2nd slot<br>10: the 3rd slot<br>11: the 4th slot   |
| 5             | R/W        | 1           | SW<br>Slot Width   |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 0: 8 clocks width<br>1: 16 clocks width<br>Notes: For A-law or u-law PCM sample, if this bit is set to 1, eight zero bits are following with PCM sample. |
| 4   | R/W | 0 | SSYNC<br>Short Sync Select<br>0: Long Frame Sync<br>1: Short Frame Sync<br>It should be set '1' for 8 clocks width slot.                                 |
| 3:2 | R/W | 0 | RX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law                                       |
| 1:0 | R/W | 0 | TX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law                                       |

## I2S\_AP TX FIFO register

| Offset: 0x00C |             |             | Register Name: DA_TXFIFO<br>Default Value: 0x0000_0000  |
|---------------|-------------|-------------|---|
| Bit           | Default/Hex | Default/Hex | Description   |
| 31:0          | W           | 0           | TX_DATA<br>TX Sample<br>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample. |

## I2S\_AP RX FIFO register

| Offset: 0x010 |            |             | Register Name: DA_RXFIFO<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | R          | 0           | RX_DATA<br>RX Sample<br>Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample. |

## I2S\_AP FIFO Control Register

| Offset: 0x014 |            |             | Register Name: DA_FCTL<br>Default Value: 0x0004_00F0  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | FIFOSRC<br>TX FIFO source select<br>0: APB bus<br>1: Reserved   |
| 30:26         | /          | /           | /   |
| 25            | R/W        | 0           | FTX<br>Write '1' to flush TX FIFO, self clear to '0'.   |
| 24            | R/W        | 0           | FRX<br>Write '1' to flush RX FIFO, self clear to '0'.   |
| 23:19         | /          | /           | /   |
| 18:12         | R/W        | 0x40        | TXTL<br>TX FIFO Empty Trigger Level<br>Interrupt and DMA request trigger level for TXFIFO normal condition<br>Trigger Level = TXTL  |
| 11:10         | /          | /           | /   |
| 9:4           | R/W        | 0xF         | RXTL<br>RX FIFO Trigger Level<br>Interrupt and DMA request trigger level for RXFIFO normal condition<br>Trigger Level = RXTL + 1  |
| 3             | /          | /           | /   |
| 2             | R/W        | 0           | TXIM<br>TX FIFO Input Mode (Mode 0, 1)<br>0: Valid data at the MSB of TXFIFO register<br>1: Valid data at the LSB of TXFIFO register<br>Example for 20-bits transmitted audio sample:<br>Mode 0: FIFO_I[23:0] = {4'h0, TXFIFO[31:12]}<br>Mode 1: FIFO_I[23:0] = {4'h0, TXFIFO[19:0]}                          |
| 1:0           | R/W        | 0           | RXOM<br>RX FIFO Output Mode (Mode 0, 1, 2, 3)<br>00: Expanding '0' at LSB of DA_RXFIFO register.<br>01: Expanding received sample sign bit at MSB of DA_RXFIFO register.<br>10: Truncating received samples at high half-word of DA_RXFIFO register and low half-word of DA_RXFIFO register is filled by '0'. |

|  |  |   |
|--|--|---|
|  |  | <p>11: Truncating received samples at low half-word of DA_RXFIFO register and high half-word of DA_RXFIFO register is expanded by its sign bit.</p> <p>Example for 20-bits received audio sample:</p> <p>Mode 0: RXFIFO[31:0] = {FIFO_O[19:0], 12'h0}</p> <p>Mode 1: RXFIFO[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}</p> <p>Mode 2: RXFIFO[31:0] = {FIFO_O[19:4], 16'h0}</p> <p>Mode 3: RXFIFO[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}</p> |
|--|--|---|

## I2S\_AP FIFO Status Register

| Offset: 0x018 |            |             | Register Name: DA_FSTA  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28            | R          | 1           | <p>TXE</p> <p>TX FIFO Empty</p> <p>0: No room for new sample in TX FIFO</p> <p>1: More than one room for new sample in TX FIFO (&gt;= 1 word)</p> |
| 27:24         | /          | /           | /   |
| 23:16         | R          | 0x80        | <p>TXE_CNT</p> <p>TX FIFO Empty Space Word Counter</p>  |
| 15:9          | /          | /           | /   |
| 8             | R          | 0           | <p>RXA</p> <p>RX FIFO Available</p> <p>0: No available data in RX FIFO</p> <p>1: More than one sample in RX FIFO (&gt;= 1 word)</p>               |
| 7             | /          | /           | /   |
| 6:0           | R          | 0           | <p>RXA_CNT</p> <p>RX FIFO Available Sample Word Counter</p>   |

## I2S\_AP DMA & Interrupt Control Register

| Offset: 0x01C |            |             | Register Name: DA_INT  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:8          | /          | /           | /  |
| 7             | R/W        | 0           | <p>TX_DRQ</p> <p>TX FIFO Empty DRQ Enable</p> <p>0: Disable</p> <p>1: Enable</p> |
| 6             | R/W        | 0           | TXUI_EN  |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | TX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable   |
| 5 | R/W | 0 | TXOI_EN<br>TX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable<br>When set to '1', an interrupt happens when writing new audio data if TX FIFO is full. |
| 4 | R/W | 0 | TXEI_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable  |
| 3 | R/W | 0 | RX_DRQ<br>RX FIFO Data Available DRQ Enable<br>0: Disable<br>1: Enable<br>When set to '1', RXFIFO DMA Request line is asserted if Data is available in RX FIFO. |
| 2 | R/W | 0 | RXUI_EN<br>RX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 1 | R/W | 0 | RXOI_EN<br>RX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable  |
| 0 | R/W | 0 | RXAI_EN<br>RX FIFO Data Available Interrupt Enable<br>0: Disable<br>1: Enable   |

## I2S\_AP Interrupt Status Register

| Offset: 0x020 |            |             | Register Name: DAISTA<br>Default Value: 0x0000_0010  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:7          | /          | /           | /  |
| 6             | R/W        | 0           | TXU_INT<br>TX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Under run Pending Interrupt |
| 5             | R/W        | 0           | TXO_INT  |

|     |     |   |   |
|-----|-----|---|---|
|     |     |   | TX FIFO Overrun Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Overrun Pending Interrupt<br>Write '1' to clear this interrupt  |
| 4   | R/W | 1 | TXE_INT<br>TX FIFO Empty Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Empty Pending Interrupt<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails.        |
| 3:2 | /   | / | /   |
| 2   | R/W | 0 | RXU_INT<br>RX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1:FIFO Under run Pending Interrupt<br>Write 1 to clear this interrupt  |
| 1   | R/W | 0 | RXO_INT<br>RX FIFO Overrun Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Overrun Pending IRQ<br>Write '1' to clear this interrupt   |
| 0   | R/W | 0 | RXA_INT<br>RX FIFO Data Available Pending Interrupt<br>0: No Pending IRQ<br>1: Data Available Pending IRQ<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |

## I2S\_AP Clock Divide Register

|               |            |             |  |
|---------------|------------|-------------|--|
| Offset: 0x024 |            |             | Register Name: DA_CLKD<br>Default Value: 0x0000_0000   |
| Bit           | Read/Write | Default/Hex | Description  |
| 31:8          | /          | /           | /  |
| 7             | R/W        | 0           | MCLKO_EN<br>0: Disable MCLK Output<br>1: Enable MCLK Output<br>Notes: Whether in Slave or Master mode, when this bit is set to 1, MCLK should be output. |
| 6:4           | R/W        | 0           | BCLKDIV<br>BCLK Divide Ratio from MCLK<br>000: Divide by 2 (BCLK = MCLK/2)<br>001: Divide by 4   |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 010: Divide by 6<br>011: Divide by 8<br>100: Divide by 12<br>101: Divide by 16<br>110: Divide by 32<br>111: Divide by 64   |
| 3:0 | R/W | 0 | MCLKDIV<br>MCLK Divide Ratio from Audio PLL Output<br>0000: Divide by 1<br>0001: Divide by 2<br>0010: Divide by 4<br>0011: Divide by 6<br>0100: Divide by 8<br>0101: Divide by 12<br>0110: Divide by 16<br>0111: Divide by 24<br>1000: Divide by 32<br>1001: Divide by 48<br>1010: Divide by 64<br>Others : Reserved |

## I2S\_AP TX Counter register

| Offset: 0x028 |            |             | Register Name: DA_TXCNT<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | R/W        | 0           | TX_CNT<br>TX Sample Counter<br>The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |

## I2S\_AP RX Counter register

| Offset: 0x02C |            |             | Register Name: DA_RXCNT<br>Default Value: 0x0000_0000                               |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:0          | R/W        | 0           | RX_CNT<br>RX Sample Counter<br>The audio sample number of writing into RXFIFO. When |

|  |  |  |  |
|--|--|--|--|
|  |  |  | one sample is written by I2S_AP Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |
|--|--|--|--|

## I2S\_AP TX Channel Select register

| Offset: 0x030 |            |             | Register Name: DA_TXCHSEL<br>Default Value: 0x0000_0001                   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:3          | /          | /           | /   |
| 2:0           | R/W        | 1           | TX_CHSEL<br>TX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch |

## I2S\_AP TX Channel Mapping Register

| Offset: 0x034 |            |             | Register Name: DA_TXCHMAP<br>Default Value: 0x7654_3210  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:12         | R/W        | 3           | TX_CH3_MAP<br>TX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>1xx: Reserved |
| 11            | /          | /           | /  |
| 10:8          | R/W        | 2           | TX_CH2_MAP<br>TX Channel2 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>1xx: Reserved |
| 7             | /          | /           | /  |

|     |     |   |  |
|-----|-----|---|--|
| 6:4 | R/W | 1 | TX_CH1_MAP<br>TX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>1xx: Reserved |
| 3   | /   | / | /  |
| 2:0 | R/W | 0 | TX_CH0_MAP<br>TX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>1xx: Reserved |

## I2S\_AP RX Channel Select register

| Offset: 0x038 |            |             | Register Name: DA_RXCHSEL<br>Default Value: 0x0000_0001                                       |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:3          | /          | /           | /   |
| 2:0           | R/W        | 1           | RX_CHSEL<br>RX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch<br>Others: Reserved |

## I2S\_AP RX Channel Mapping Register

| Offset: 0x03C |            |             | Register Name: DA_RXCHMAP<br>Default Value: 0x0000_3210  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:12         | R/W        | 3           | RX_CH3_MAP<br>RX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample |

|      |     |   |   |
|------|-----|---|---|
|      |     |   | 011: 4 <sup>th</sup> sample<br>Others: Reserved   |
| 11   | /   | / | /   |
| 10:8 | R/W | 2 | RX_CH2_MAP<br>RX Channel2 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 7    | /   | / | /   |
| 6:4  | R/W | 1 | RX_CH1_MAP<br>RX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 3    | /   | / | /   |
| 2:0  | R/W | 0 | RX_CH0_MAP<br>RX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |

## Chip Soft Reset Register

| Offset: 0x200 |            |             | Register Name: CHIP_AUDIO_RST<br>Default Value: 0x0000_0101 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | /          | /           | /   |
| 15:0          | R/W        | /           | Reserved  |

## System Clock Control Register

| Offset: 0x20C |            |             | Register Name: SYSCLK_CTL<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:12         | /          | /           | /   |
| 11            | R/W        | 0x0         | AIF1CLK_ENA<br>AIF1CLK Enable                           |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 0: Disable<br>1: Enable  |
| 10  | R/W | 0x0 | Reserved   |
| 9:8 | R/W | 0x0 | AIF1CLK_SRC<br>AIF1CLK Source Select<br>00: MLCK1<br>01: Reserved<br>1X: pll2_1x |
| 7   | R/W | 0x0 | AIF2CLK_ENA<br>AIF2CLK Enable<br>0: Disable<br>1: Enable                         |
| 6   | R/W | 0x0 | Reserved   |
| 5:4 | R/W | 0x0 | AIF2CLK_SRC<br>AIF2CLK Source Select<br>00: MLCK1<br>01: Reserved<br>1X: pll2_1x |
| 3   | R/W | 0x0 | SYSCLK_ENA<br>SYSCLK Enable<br>0: Disable<br>1: Enable                           |
| 2:1 | R/W | 0x0 | Reserved   |
| 0   | R/W | 0x0 | SYSCLK_SRC<br>System Clock Source Select<br>0: AIF1CLK<br>1: AIF2CLK             |

## Module Clock Control Register

| Offset: 0x210 |            |             | Register Name: MOD_CLK_ENA<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:16         | R/W        | 0x0         | Reserved   |
| 15:0          | R/W        | 0x0000      | Module clock enable control<br>0-Clock disable<br>1-Clock enable<br>BIT15-AIF1<br>BIT14-AIF2<br>BIT13-AIF3<br>BIT12-Reserved<br>BIT11-SRC1<br>BIT10-SRC2 |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | BIT9-Reserved<br>BIT8-Reserved<br>BIT7-HPF & AGC<br>BIT6-HPF & DRC<br>BIT5-Reserved<br>BIT4-Reserved<br>BIT3-ADC Digital<br>BIT2-DAC Digital<br>BIT1-Reserved<br>BIT0-Reserved |  |
|--|--|--|--|--|

## Module Reset Control Register

| Offset: 0x214 |            |             | Register Name: MOD_RST_CTL<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | R/W        | 0x0         | Reserved  |
| 15:0          | R/W        | 0x0         | Module reset control<br>0-Reset asserted<br>1-Reset de-asserted<br>BIT15-AIF1<br>BIT14-AIF2<br>BIT13-AIF3<br>BIT12-Reserved<br>BIT11-SRC1<br>BIT10-SRC2<br>BIT9-Reserved<br>BIT8-Reserved<br>BIT7-HPF & AGC<br>BIT6-HPF & DRC<br>BIT5-Reserved<br>BIT4-Reserved<br>BIT3-ADC Digital<br>BIT2-DAC Digital<br>BIT1-Reserved<br>BIT0-Reserved |

## System Sample rate & SRC Configuration Register

| Offset: 0x218 |            |             | Register Name: SYS_SR_CTRL<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:16         | /          | /           | /  |

|       |     |     |  |
|-------|-----|-----|--|
| 15:12 | R/W | 0x0 | AIF1_FS<br>AIF1 Sample Rate<br>0000: 8KHz<br>0001: 11.025KHz<br>0010: 12KHz<br>0011: 16KHz<br>0100: 22.05KHz<br>0101: 24KHz<br>0110: 32KHz<br>0111: 44.1KHz<br>1000: 48KHz<br>1001: 96KHz<br>1010: 192KHz<br>Other: Reserved |
| 11:8  | R/W | 0x0 | AIF2_FS<br>AIF2 Sample Rate<br>0000: 8KHz<br>0001: 11.025KHz<br>0010: 12KHz<br>0011: 16KHz<br>0100: 22.05KHz<br>0101: 24KHz<br>0110: 32KHz<br>0111: 44.1KHz<br>1000: 48KHz<br>1001: 96KHz<br>1010: 192KHz<br>Other: Reserved |
| 3     | R/W | 0x0 | SRC1_ENA<br>SRC1 Enable. SRC1 Performs sample rate conversion of digital audio input to the AW1653.<br>0: Disable<br>1: Enable   |
| 2     | R/W | 0x0 | SRC1_SRC<br>From which the input data will come.<br>0: AIF1 DAC Timeslot 0<br>1: AIF2 DAC  |
| 1     | R/W | 0x0 | SRC2_ENA<br>SRC2 Enable. SRC2 Performs sample rate conversion of digital audio output from the AW1653.<br>0: Disable<br>1: Enable  |
| 0     | R/W | 0x0 | SRC2_SRC<br>To which the converted data will be output.  |

|  |  |  |                                       |
|--|--|--|---------------------------------------|
|  |  |  | 0: AIF1 ADC Timeslot 0<br>1: AIF2 ADC |
|--|--|--|---------------------------------------|

## System SRC Clock Source Select Register

| Offset: 0x21C |            |             | Register Name: SYS_SRC_CLK<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:2          | /          | /           | /  |
| 1:0           | R/W        | 0x0         | <p>SRC_CLK_SLT<br/>System SRC module output clock source select</p> <p>00: normal mode<br/>01: src1 output sample rate select DAC clk<br/>10: src2 input sample rate select ADC clk<br/>11: reserved</p> |

## AIF1 BCLK/LRCK Control Register

| Offset: 0x240 |            |             | Register Name: AIF1CLK_CTRL<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | <p>AIF1_MSTR_MOD<br/>AIF1 Audio Interface mode select<br/>0 = Master mode<br/>1 = Slave mode</p>   |
| 14            | R/W        | 0x0         | <p>AIF1_BCLK_INV<br/>AIF1 BCLK Polarity<br/>0: Normal<br/>1: Inverted</p>  |
| 13            | R/W        | 0x0         | <p>AIF1_LRCK_INV<br/>AIF1 LRCK Polarity<br/>0: Normal<br/>1: Inverted</p>  |
| 12:9          | R/W        | 0x0         | <p>AIF1_BCLK_DIV<br/>Select the AIF1CLK/BCLK1 ratio<br/>0000: AIF1CLK/1<br/>0001: AIF1CLK/2<br/>0010: AIF1CLK/4<br/>0011: AIF1CLK/6<br/>0100: AIF1CLK/8<br/>0101: AIF1CLK/12<br/>0110: AIF1CLK/16<br/>0111: AIF1CLK/24</p> |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 1000: AIF1CLK/32<br>1001: AIF1CLK/48<br>1010: AIF1CLK/64<br>1011: AIF1CLK/96<br>1100: AIF1CLK/128<br>1101: AIF1CLK/192<br>1110: Reserved<br>1111: Reserved |
| 8:6 | R/W | 0x0 | AIF1_LRCK_DIV<br>Select the BCLK1/LRCK ratio<br>000: 16<br>001: 32<br>010: 64<br>011: 128<br>100: 256<br>1xx: Reserved                                     |
| 5:4 | R/W | 0x0 | AIF1_WORD_SIZ<br>AIF1 digital interface word size<br>00: 8bit<br>01: 16bit<br>10: 20bit<br>11: 24bit   |
| 3:2 | R/W | 0x0 | AIF1_DATA_FMT<br>AIF digital interface data format<br>00: I2S mode<br>01: Left mode<br>10: Right mode<br>11: DSP mode                                      |
| 1   | R/W | 0x0 | DSP_MONO_PCM<br>DSP Mono mode select<br>0: Stereo mode select<br>1: Mono mode select   |
| 0   | R/W | 0x0 | AIF1_TDMM_ENA<br>AIF1 TDM Mode enable<br>0: Disable<br>1: Enable   |

## AIF1 ADCDAT Control Register

| Offset: 0x244 |            |             | Register Name: AIF1_ADCDAT_CTRL<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | AIF1_ADOL_ENA   |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | AIF1 ADC Timeslot 0 left channel enable<br>0: Disable<br>1: Enable  |
| 14    | R/W | 0x0 | AIF1_AD0R_ENA<br>AIF1 ADC Timeslot 0 right channel enable<br>0: Disable<br>1: Enable  |
| 13    | R/W | 0x0 | AIF1_AD1L_ENA<br>AIF1 ADC Timeslot 1 left channel enable<br>0: Disable<br>1: Enable   |
| 12    | R/W | 0x0 | AIF1_AD1R_ENA<br>AIF1 ADC Timeslot 1 right channel enable<br>0: Disable<br>1: Enable  |
| 11:10 | R/W | 0x0 | AIF1_AD0L_SRC<br>AIF1 ADC Timeslot 0 left channel data source select<br>00: AIF1 AD0L<br>01: AIF1 AD0R<br>10: (AIF1 AD0L+AIF1 AD0R)<br>11: (AIF1 AD0L+AIF1 AD0R)/2        |
| 9:8   | R/W | 0x0 | AIF1_AD0R_SRC<br>AIF1 ADC Timeslot 0 right channel data source select<br>00: AIF1 AD0R<br>01: AIF1 AD0L<br>10: (AIF1 AD0L+AIF1 AD0R)<br>11: (AIF1 AD0L+AIF1 AD0R)/2       |
| 7:6   | R/W | 0x0 | AIF1_AD1L_SRC<br>AIF1 ADC Timeslot 1 left channel data source select<br>00: AIF1 ADC1L<br>01: AIF1 ADC1R<br>10: (AIF1 ADC1L+AIF1 ADC1R)<br>11: (AIF1 ADC1L+AIF1 ADC1R)/2  |
| 5:4   | R/W | 0x0 | AIF1_AD1R_SRC<br>AIF1 ADC Timeslot 1 right channel data source select<br>00: AIF1 ADC1R<br>01: AIF1 ADC1L<br>10: (AIF1 ADC1L+AIF1 ADC1R)<br>11: (AIF1 ADC1L+AIF1 ADC1R)/2 |
| 3     | R/W | 0x0 | AIF1_ADCP_ENA<br>AIF1 ADC Companding enable(8-bit mode only)<br>0: Disable<br>1: Enable   |

|     |     |     |  |
|-----|-----|-----|--|
| 2   | R/W | 0x0 | AIF1_ADUL_ENA<br>AIF1ADC Companding mode select<br>0: A-law<br>1: u-law                              |
| 1:0 | R/W | 0x0 | AIF1_SLOT_SIZ<br>Select the slot size(only in TDM mode)<br>00: 8<br>01: 16<br>10: 32<br>11: Reserved |

## AIF1 DACDAT Control Register

| Offset: 0x248 |            |             | Register Name: AIF1_DACDAT_CTRL<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | AIF1_DA0L_ENA<br>AIF1 DAC Timeslot 0 left channel enable<br>0: Disable<br>1: Enable  |
| 14            | R/W        | 0x0         | AIF1_DA0R_ENA<br>AIF1 DAC Timeslot 0 right channel enable<br>0: Disable<br>1: Enable   |
| 13            | R/W        | 0x0         | AIF1_DA1L_ENA<br>AIF1 DAC Timeslot 1 left channel enable<br>0: Disable<br>1: Enable  |
| 12            | R/W        | 0x0         | AIF1_DA1R_ENA<br>AIF1 DAC Timeslot 1 right channel enable<br>0: Disable<br>1: Enable   |
| 11:10         | R/W        | 0x0         | AIF1_DA0L_SRC<br>AIF1 DAC Timeslot 0 left channel data source select<br>00: AIF1 DA0L<br>01: AIF1 DA0R<br>10: (AIF1 DA0L+AIF1 DA0R)<br>11: (AIF1 DA0L+AIF1 DA0R)/2 |
| 9:8           | R/W        | 0x0         | AIF1_DA0R_SRC<br>AIF1 DAC Timeslot 0 right channel data source select<br>00: AIF1 DA0R<br>01: AIF1 DA0L<br>10: (AIF1 DA0L+AIF1 DA0R)                               |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 11: (AIF1 DA0L+AIF1 DA0R)/2   |
| 7:6 | R/W | 0x0 | AIF1_DA1L_SRC<br>AIF1 DAC Timeslot 1 left channel data source select<br>00: AIF1 DA1L<br>01: AIF1 DA1R<br>10: (AIF1 DA1L+AIF1 DA1R)<br>11: (AIF1 DA1L+AIF1 DA1R)/2  |
| 5:4 | R/W | 0x0 | AIF1_DA1R_SRC<br>AIF1 DAC Timeslot 1 right channel data source select<br>00: AIF1 DA1R<br>01: AIF1 DA1L<br>10: (AIF1 DA1L+AIF1 DA1R)<br>11: (AIF1 DA1L+AIF1 DA1R)/2 |
| 3   | R/W | 0x0 | AIF1_DACP_ENA<br>AIF1 DAC Companding enable(8-bit mode only)<br>00: Disable<br>01: Enable   |
| 2   | R/W | 0x0 | AIF1_DAUL_ENA<br>AIF1 DAC Companding mode select<br>0: A-law<br>1: u-law  |
| 1   | R/W | 0x0 | Reserved  |
| 0   | R/W | 0x0 | AIF1_LOOP_ENA<br>AIF1 loopback enable<br>0: No loopback<br>1: Loopback(ADCDAT1 data output to DACDAT1 data input)   |

## AIF1 Digital Mixer Source Select Register

| Offset: 0x24C |            |             | Register Name: AIF1_MXR_SRC<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:12         | R/W        | 0x0         | AIF1_AD0L_MXL_SRC<br>AIF1 ADC Timeslot 0 left channel mixer source select<br>0: Disable 1: Enable<br>Bit15: AIF1 DA0L data<br>Bit14: AIF2 DACL data<br>Bit13: ADCL data<br>Bit12: AIF2 DACR data |
| 11:8          | R/W        | 0x0         | AIF1_AD0R_MXR_SRC<br>AIF1 ADC Timeslot 0 right channel mixer source select<br>0: Disable 1: Enable<br>Bit11: AIF1 DA0R data  |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | Bit10: AIF2 DACR data<br>Bit9: ADCR data<br>Bit8: AIF2 DACL data  |
| 7:6 | R/W | 0x0 | AIF1_AD1L_MXR_SRC<br>AIF1 ADC Timeslot 1 left channel mixer source select<br>0: Disable 1: Enable<br>Bit7: AIF2 DACL data<br>Bit6: ADCL data  |
| 5:4 | R/W | 0x0 | Reserved  |
| 3:2 | R/W | 0x0 | AIF1_AD1R_MXR_SRC<br>AIF1 ADC Timeslot 1 right channel mixer source select<br>0: Disable 1: Enable<br>Bit3: AIF2 DACR data<br>Bit2: ADCR data |
| 1:0 | R/W | 0x0 | Reserved  |

## AIF1 Volume Control 1 Register

| Offset: 0x250 |            |             | Register Name: AIF1_VOL_CTRL1<br>Default Value: 0x0000_AOA0  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | AIF1_AD0L_VOL<br>AIF1 ADC Timeslot 0 left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB  |
| 7:0           | R/W        | 0xA0        | AIF1_AD0R_VOL<br>AIF1 ADC Timeslot 0 right channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |

## AIF1 Volume Control 2 Register

| Offset: 0x254 |            |             | Register Name: AIF1_VOL_CTRL2<br>Default Value: 0x0000_A0A0  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | <p>AIF1_AD1L_VOL<br/>AIF1 ADC Timeslot 1 left channel volume<br/>(-119.25dB To 71.25dB, 0.75dB/Step)</p> <p>0x00: Mute<br/>0x01: -119.25dB<br/>.....<br/>0x9F = -0.75dB<br/>0xA0 = 0dB<br/>0xA1 = 0.75dB<br/>.....<br/>0xFF = 71.25dB</p>  |
| 7:0           | R/W        | 0xA0        | <p>AIF1_AD1R_VOL<br/>AIF1 ADC Timeslot 1 right channel volume<br/>(-119.25dB To 71.25dB, 0.75dB/Step)</p> <p>0x00: Mute<br/>0x01: -119.25dB<br/>.....<br/>0x9F = -0.75dB<br/>0xA0 = 0dB<br/>0xA1 = 0.75dB<br/>.....<br/>0xFF = 71.25dB</p> |

## AIF1 Volume Control 3 Register

| Offset: 0x258 |            |             | Register Name: AIF1_VOL_CTRL3<br>Default Value: 0x0000_A0A0  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | <p>AIF1_DA0L_VOL<br/>AIF1 DAC Timeslot 0 left channel volume<br/>(-119.25dB To 71.25dB, 0.75dB/Step)</p> <p>0x00: Mute<br/>0x01: -119.25dB<br/>.....<br/>0x9F = -0.75dB<br/>0xA0 = 0dB<br/>0xA1 = 0.75dB</p> |

|     |     |      |  |
|-----|-----|------|--|
|     |     |      | .....<br>0xFF = 71.25dB  |
| 7:0 | R/W | 0xA0 | AIF1_DA0R_VOL<br>AIF1 DAC Timeslot 0 right channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |

## AIF1 Volume Control 4 Register

| Offset: 0x25C |            |             | Register Name: AIF1_VOL_CTRL4<br>Default Value: 0x0000_A0A0  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | AIF1_DA1L_VOL<br>AIF1 DAC Timeslot 1 left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB  |
| 7:0           | R/W        | 0xA0        | AIF1_DA1R_VOL<br>AIF1 DAC Timeslot 1 right channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |

## AIF1 Digital Mixer Gain Control Register

| Offset: 0x260 |            |             | Register Name: AIF1_MXR_GAIN<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:12         | R/W        | 0x0         | AIF1_AD0L_MXR_GAIN<br>AIF1 ADC Timeslot 0 left channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit15: AIF1 DA0L data<br>Bit14: AIF2 DACL data<br>Bit13: ADCL data<br>Bit12: AIF2 DACR data |
| 11:8          | R/W        | 0x0         | AIF1_AD0R_MXR_GAIN<br>AIF1 ADC Timeslot 0 right channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit11: AIF1 DA0R data<br>Bit10: AIF2 DACR data<br>Bit9: ADCR data<br>Bit8: AIF2 DACL data  |
| 7:6           | R/W        | 0x0         | AIF1_AD1L_MXR_GAIN<br>AIF1 ADC Timeslot 1 left channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit7: AIF2 DACL data<br>Bit6: ADCL data   |
| 5:4           | R/W        | 0x0         | Reserved   |
| 3:2           | R/W        | 0x0         | AIF1_AD1R_MXR_GAIN<br>AIF1 ADC Timeslot 1 right channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit3: AIF2 DACR data<br>Bit2: ADCR data  |
| 1:0           | R/W        | 0x0         | Reserved   |

## AIF1 Receiver Data Discarding Control Register

| Offset: 0x264 |            |             | Register Name: AIF1_RXD_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0x0         | After data receiving progress begins, the first N-data will be discarded. N defined as follows:<br>0x00: None discarded<br>0x01: 1-data discarded<br>... |

|     |     |     |                          |
|-----|-----|-----|--------------------------|
|     |     |     | 0xFF: 255-data discarded |
| 7:0 | R/W | 0x0 | Reserved                 |

## AIF2 BCLK/LRCK Control Register

| Offset: 0x280 |            |             | Register Name: AIF2_CLK_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | AIF2_MSTR_MOD<br>AIF2 Audio Interface mode select<br>0 = Master mode<br>1 = Slave mode   |
| 14            | R/W        | 0x0         | AIF2_BCLK_INV<br>AIF2 BCLK Polarity<br>0: Normal<br>1: Inverted  |
| 13            | R/W        | 0x0         | AIF2_LRCK_INV<br>AIF2 LRCK Polarity<br>0: Normal<br>1: Inverted  |
| 12:9          | R/W        | 0x0         | AIF2_BCLK_DIV<br>Select the AIF2CLK/BCLK2 ratio<br>0000: AIF2CLK/1<br>0001: AIF2CLK/2<br>0010: AIF2CLK/4<br>0011: AIF2CLK/6<br>0100: AIF2CLK/8<br>0101: AIF2CLK/12<br>0110: AIF2CLK/16<br>0111: AIF2CLK/24<br>1000: AIF2CLK/32<br>1001: AIF2CLK/48<br>1010: AIF2CLK/64<br>1011: AIF2CLK/96<br>1100: AIF2CLK/128<br>1101: AIF2CLK/192<br>1110: Reserved<br>1111: Reserved |
| 8:6           | R/W        | 0x0         | AIF2_LRCK_DIV<br>Select the BCLK2/LRCK2 ratio<br>000: 16<br>001: 32<br>010: 64   |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 011: 128<br>100: 256<br>1xx: Reserved   |
| 5:4 | R/W | 0x0 | AIF2_WORD_SIZ<br>AIF2 digital interface word length<br>00: 8bit<br>01: 16bit<br>10: 20bit<br>11: 24bit                |
| 3:2 | R/W | 0x0 | AIF2_DATA_FMT<br>AIF digital interface data format<br>00: I2S mode<br>01: Left mode<br>10: Right mode<br>11: DSP mode |
| 1   | R/W | 0x0 | AIF2_MONO_PCM<br>AIF2 Mono PCM mode select<br>0: Stereo mode select<br>1: Mono mode select                            |
| 0   | R/W | 0x0 | Reserved  |

## AIF2 ADCDAT Control Register

| Offset: 0x284 |            |             | Register Name: AIF2_ADCDAT_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | AIF2_ADCL_EN<br>AIF2 ADC left channel enable<br>0: Disable<br>1: Enable   |
| 14            | R/W        | 0x0         | AIF2_ADCR_EN<br>AIF2 ADC right channel enable<br>0: Disable<br>1: Enable  |
| 13:12         | R/W        | 0x0         | Reserved  |
| 11:10         | R/W        | 0x0         | AIF2_ADCL_SRC<br>AIF2 ADC left channel data source select<br>00: AIF2 ADCL<br>01: AIF2 ADCR<br>10: (AIF2 ADCL+AIF2 ADCR)<br>11: (AIF2 ADCL+AIF2 ADCR)/2 |
| 9:8           | R/W        | 0x0         | AIF2_ADCR_SRC<br>AIF2 ADC right channel data source select  |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 00: AIF2 ADCR<br>01: AIF2 ADCL<br>10: (AIF2 ADCL+AIF2 ADCR)<br>11: (AIF2 ADCL+AIF2 ADCR)/2                       |
| 7:4 | R/W | 0x0 | Reserved   |
| 3   | R/W | 0x0 | AIF2_ADCP_ENA<br>AIF2 ADC Companding enable(8-bit mode only)<br>00: Disable<br>01: Enable                        |
| 2   | R/W | 0x0 | AIF2_ADUL_ENA<br>AIF2 ADC Companding mode select<br>0: A-law<br>1: u-law   |
| 1   | /   | /   | /  |
| 0   | R/W | 0x0 | AIF2_LOOP_EN<br>AIF2 loopback enable<br>0: No loopback<br>1: Loopback(ADCDAT2 data output to DACDAT2 data input) |

## AIF2 DACDAT Control Register

| Offset: 0x288 |            |             | Register Name: AIF2_DACDAT_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | AIF2_DACL_ENA<br>AIF2 DAC left channel enable<br>0: Disable<br>1: Enable  |
| 14            | R/W        | 0x0         | AIF2_DACR_ENA<br>AIF2 DAC right channel enable<br>0: Disable<br>1: Enable   |
| 13:12         | R/W        | 0x0         | Reserved  |
| 11:10         | R/W        | 0x0         | AIF2_DACL_SRC<br>AIF2 DAC left channel data source select<br>00: AIF2 DACL<br>01: AIF2 DACR<br>10: (AIF2 DACL+AIF2 DACR)<br>11: (AIF2 DACL+AIF2 DACR)/2 |
| 9:8           | R/W        | 0x0         | AIF2_DACR_SRC<br>AIF2 DAC right channel data source select<br>00: AIF2 DACR<br>01: AIF2 DACL  |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 10: (AIF2 DACL+AIF2 DACR)<br>11: (AIF2 DACL+AIF2 DACR)/2                                  |
| 7:4 | R/W | 0x0 | Reserved  |
| 3   | R/W | 0x0 | AIF2_DACP_ENA<br>AIF2 DAC Companding enable(8-bit mode only)<br>00: Disable<br>01: Enable |
| 2   | R/W | 0x0 | AIF2_DAUL_ENA<br>AIF2 DAC Companding mode select<br>0: A-law<br>1: u-law                  |
| 1   | R/W | 0x0 | Reserved  |
| 0   | R/W | 0x0 | /   |

## AIF2 Digital Mixer Source Select Register

| Offset: 0x28C |            |             | Register Name: AIF2_MXR_SRC<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:12         | R/W        | 0x0         | AIF2_ADCL_MXR_SRC<br>AIF2 ADC left channel mixer source select<br>0: Disable 1:Enable<br>Bit15: AIF1 DA0L data<br>Bit14: AIF1 DA1L data<br>Bit13: AIF2 DACR data<br>Bit12: ADCL data |
| 11:8          | R/W        | 0x0         | AIF2_ADCR_MXR_SRC<br>AIF2 ADC right channel mixer source select<br>0: Disable 1:Enable<br>Bit11: AIF1 DA0R data<br>Bit10: AIF1 DA1R data<br>Bit9: AIF2 DACL data<br>Bit8: ADCR data  |
| 7:0           | R/W        | 0x0         | Reserved   |

## AIF2 Volume Control 1 Register

| Offset: 0x290 |            |             | Register Name: AIF2_VOL_CTRL1<br>Default Value: 0x0000_A0A0                          |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | AIF2_ADCL_VOL<br>AIF2 ADC left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step) |

|     |     |      |   |
|-----|-----|------|---|
|     |     |      | 0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB  |
| 7:0 | R/W | 0xA0 | AIF2_ADCR_VOL<br>AIF2 ADC right channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |

## AIF2 Volume Control 2 Register

| Offset: 0x298 |            |             | Register Name: AIF2_VOL_CTRL2<br>Default Value: 0x0000_AOA0  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0xA0        | AIF2_DACL_VOL<br>AIF2 DAC left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |
| 7:0           | R/W        | 0xA0        | AIF2_DACR_VOL<br>AIF2 DAC right channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB  |

|  |  |  |  |
|--|--|--|--|
|  |  |  | 0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |
|--|--|--|--|

## AIF2 Digital Mixer Gain Control Register

| Offset: 0x2A0 |            |             | Register Name: AIF2_MXR_GAIN<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:12         | R/W        | 0x0         | AIF2_ADCL_MXR_GAIN<br>AIF2 ADC left channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit15: AIF1 DA0L data<br>Bit14: AIF1 DA1L data<br>Bit13: AIF2 DACR data<br>Bit12: ADCL data |
| 11:8          | R/W        | 0x0         | AIF2_ADCR_MXR_GAIN<br>AIF2 ADC right channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit11: AIF1 DA0R data<br>Bit10: AIF1 DA1R data<br>Bit9: AIF2 DACL data<br>Bit8: ADCR data  |
| 7:0           | R/W        | 0x0         | Reserved  |

## AIF2 Receiver Data Discarding Control Register

| Offset: 0x2A4 |            |             | Register Name: AIF2_RXD_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0x0         | After data receiving progress begins, the first N-data will be discarded. N defined as follows:<br>0x00: None discarded<br>0x01: 1-data discarded<br>...<br>0xFF: 255-data discarded |
| 7:0           | R/W        | 0x0         | Reserved   |

## AIF3 BCLK/LRCK Control Register

| Offset: 0x2C0 |            |             | Register Name: AIF3_CLK_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | Reserved   |
| 14            | R/W        | 0x0         | AIF3_BCLK_INV<br>AIF3 BCLK Polarity<br>0: Normal<br>1: Inverted  |
| 13            | R/W        | 0x0         | AIF3_LRCK_INV<br>AIF3 LRCK Polarity<br>0: Normal<br>1: Inverted  |
| 12:6          | R/W        | 0x0         | Reserved   |
| 5:4           | R/W        | 0x0         | AIF3_WORD_SIZ<br>AIF3 digital interface word length<br>00: 8bit<br>01: 16bit<br>10: 20bit<br>11: 24bit   |
| 3:2           | R/W        | 0x0         | Reserved   |
| 1:0           | R/W        | 0x0         | AIF3_CLOC_SRC<br>AIF3 BCLK/LRCK source control<br>0: BCLK/LRCK Come from AIF1<br>1: BCLK/LRCK Come from AIF2<br>2: BCLK/LRCK is generated by AIF3, and the source clock<br>is AIF1CLK<br>3: Reserved |

## AIF3 ADCDAT Control Register

| Offset: 0x2C4 |            |             | Register Name: AIF3_ADCDAT_CTRL<br>Default Value: 0x0000_0000            |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:4          | R/W        | 0x0         | Reserved   |
| 3             | R/W        | 0x0         | AIF3_ADCP_ENA<br>AIF3 ADC Companding enable<br>00: Disable<br>01: Enable |
| 2             | R/W        | 0x0         | AIF3_ADUL_ENA<br>AIF3 ADC Companding mode select                         |

|     |     |     |                      |
|-----|-----|-----|----------------------|
|     |     |     | 0: A-law<br>1: u-law |
| 1:0 | R/W | 0x0 | Reserved             |

## AIF3 DACDAT Control Register

| Offset: 0x2C8 |            |             | Register Name: AIF3_DACDAT_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:4          | R/W        | 0x0         | Reserved  |
| 3             | R/W        | 0x0         | AIF3_DACP_ENA<br>AIF3 DAC Companding enable(8-bit mode only)<br>00: Disable<br>01: Enable                           |
| 2             | R/W        | 0x0         | AIF3_DAUL_ENA<br>AIF3 DAC Companding mode select<br>00: u-law<br>01: A-law  |
| 1             | R/W        | 0x0         | Reserved  |
| 0             | R/W        | 0x0         | AIF3_LOOP_ENA<br>AIF3 loopback enable<br>0: No loopback<br>1: Loopback(ADC DAT3 data output to DAC DAT3 data input) |

## AIF3 Signal Path Control Register

| Offset: 0x2CC |            |             | Register Name: AIF3_SGP_CTRL<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:12         | R/W        | 0x0         | Reserved  |
| 11:10         | R/W        | 0x0         | AIF3_ADC_SRC<br>AIF3 PCM output source select<br>00: None<br>01: AIF2 ADC left channel<br>10: AIF2 ADC right channel<br>11: Reserved  |
| 9:8           | R/W        | 0x0         | AIF2_DAC_SRC<br>AIF2 DAC input source select<br>00: Left and right inputs from AIF2<br>01: Left input from AIF3; Right input from AIF2<br>10: Left input from AIF2; Right input from AIF3<br>11: Reserved |

|     |     |     |  |
|-----|-----|-----|--|
| 7   | R/W | 0x0 | AIF3_PINS_TRI<br>AIF3 Pins Tri-state Control<br>0 = AIF3 pins operate normally<br>1 = Tri-state all AIF3 interface pins  |
| 6:4 | R/W | 0x0 | AIF3_ADCDAT_SRC<br>AIF3 ADCDAT Source select<br>0xx = AIF3 Mono PCM output<br>100 = AIF1 ADCDAT1<br>101 = AIF1 DACDAT1<br>110 = AIF2 ADCDAT2<br>111 = AIF2 DACDAT2 |
| 3   | R/W | 0x0 | AIF2_ADCDAT_SRC<br>AIF2 ADCDAT2 Source select<br>0: AIF2 ADCDAT2<br>1: AIF3 DACDAT3  |
| 2   | R/W | 0x0 | AIF2_DACDAT_SRC<br>AIF2 DACDAT2 Source select<br>0 = AIF2 DACDAT2<br>1 = AIF3 DACDAT3  |
| 1   | R/W | 0x0 | AIF1_ADCDAT_SRC<br>AIF1 ADCDAT1 Source select<br>0 = AIF1 ADCDAT1<br>1 = AIF3 DACDAT3  |
| 0   | R/W | 0x0 | AIF1_DACDAT_SRC<br>AIF1 DACDAT1 Source select<br>0 = AIF1 DACDAT1<br>1 = AIF3 DACDAT3  |

## AIF3 Receiver Data Discarding Control Register

| Offset: 0x2E4 |            |             | Register Name: AIF3_RXD_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:8          | R/W        | 0x0         | After data receiving progress begins, the first N-data will be discarded. N defined as follows:<br>0x00: None discarded<br>0x01: 1-data discarded<br>...<br>0xFF: 255-data discarded |
| 7:0           | R/W        | 0x0         | Reserved   |

## ADC Digital Control Register

| Offset: 0x300 |            |             | Register Name: ADC_DIG_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | ENAD<br>ADC Digital part enable<br>0: Disable<br>1: Enable  |
| 14            | R/W        | 0x0         | ENDM<br>Digital microphone enable<br>0: Analog ADC mode<br>1: Reserved                                      |
| 13            | R/W        | 0x0         | AD FIR32<br>Enable 32-tap FIR filter<br>0: 64-tap<br>1: 32-tap  |
| 12:4          | R/W        | 0x0         | Reserved  |
| 3:2           | R/W        | 0x0         | ADOUT_DTS<br>ADC Delay Time For transmitting data after ENAD<br>00: 5ms<br>01: 10ms<br>10: 20ms<br>11: 30ms |
| 1             | R/W        | 0x0         | ADOUT_DLY<br>ADC Delay Function enable for transmitting data after ENAD<br>0: Disable<br>1: Enable          |
| 0             | R/W        | 0x0         | Reserved  |

## ADC Volume Control Register

| Offset: 0x304 |            |             | Register Name: ADC_VOL_CTRL<br>Default Value: 0x0000_A0A0   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:8          | R/W        | 0xA0        | ADC_VOL_L<br>ADC left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB |

|     |     |      |   |
|-----|-----|------|---|
|     |     |      | 0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB  |
| 7:0 | R/W | 0xA0 | ADC_VOL_R<br>ADC left channel volume<br>(-119.25dB To 71.25dB, 0.75dB/Step)<br>0x00: Mute<br>0x01: -119.25dB<br>.....<br>0x9F = -0.75dB<br>0xA0 = 0dB<br>0xA1 = 0.75dB<br>.....<br>0xFF = 71.25dB |

## DAC Digital Control Register

| Offset: 0x320 |            |             | Register Name: DAC_DIG_CTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | ENDA.<br>DAC Digital Part Enable<br>0: Disable<br>1: Enable   |
| 14            | R/W        | 0x0         | ENHPF<br>HPF Function Enable<br>0: Enable<br>1: Disable   |
| 13            | R/W        | 0x0         | DAFIR32<br>Enable 32-tap FIR filter<br>0: 64-tap<br>1: 32-tap   |
| 12            | R/W        | 0x0         | Reserved  |
| 11:8          | R/W        | 0x0         | MODQU<br>Internal DAC Quantization Levels<br>Levels=[7*(21+MODQU[3:0])]/128<br>Default levels=7*21/128=1.15 |
| 7:0           | R/W        | 0x0         | Reserved  |

## DAC Volume Control Register

| Offset: 0x324 |            |             | Register Name: DAC_VOL_CTRL<br>Default Value: 0x0000_A0A0   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:8          | R/W        | 0xA0        | <p>DAC_VOL_L</p> <p>DAC left channel volume<br/>(-119.25dB To 71.25dB, 0.75dB/Step)</p> <p>0x00: Mute<br/>0x01: -119.25dB<br/>.....<br/>0x9F = -0.75dB<br/>0xA0 = 0dB<br/>0xA1 = 0.75dB<br/>.....<br/>0xFF = 71.25dB</p>  |
| 7:0           | R/W        | 0xA0        | <p>DAC_VOL_R</p> <p>DAC right channel volume<br/>(-119.25dB To 71.25dB, 0.75dB/Step)</p> <p>0x00: Mute<br/>0x01: -119.25dB<br/>.....<br/>0x9F = -0.75dB<br/>0xA0 = 0dB<br/>0xA1 = 0.75dB<br/>.....<br/>0xFF = 71.25dB</p> |

## DAC Debug Control Register

| Offset: 0x328 |            |             | Register Name: DAC_DBG_CTRL<br>Default Value: 0x0000_0000                |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | <p>DASW</p> <p>DAC output channel swap enable<br/>0:Disable 1:Enable</p> |
| 14            | R/W        | 0x0         | <p>ENDWA_N</p> <p>DWA Function Disable<br/>0: Enable<br/>1: Disable</p>  |
| 13            | R/W        | 0x0         | <p>DAC_MOD_DBG</p> <p>DAC Modulator Debug</p>                            |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | 0: DAC Modulator Normal Mode<br>1: DAC Modulator Debug Mode  |
| 12:8 | R/W | 0x0 | Reserved   |
| 7:6  | R/W | 0x0 | DAC_PTN_SEL<br>DAC Pattern Select<br>00: Normal(Audio sample from DAC mixer)<br>01: -6 dB sin wave<br>10: -60 dB sin wave<br>11: zero data |
| 5:0  | R/W | 0x0 | DVC<br>Digital volume control, ATT=DVC[5:0]*(-1.16dB)<br>64 steps, -1.16dB/step  |

## DAC Digital Mixer Source Select Register

| Offset: 0x330 |            |             | Register Name: DAC_MXR_SRC<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:12         | R/W        | 0x0         | DACL_MXR_SRC<br>DAC left channel mixer source select<br>0: Disable 1:Enable<br>Bit15: AIF1 DA0L<br>Bit14: AIF1 DA1L<br>Bit13: AIF2 DACL<br>Bit12: ADCL |
| 11:8          | R/W        | 0x0         | DACR_MXR_SRC<br>DAC right channel mixer source select<br>0: Disable 1:Enable<br>Bit11: AIF1 DA0R<br>Bit10: AIF1 DA1R<br>Bit9: AIF2 DACR<br>Bit8: ADCR  |
| 7:0           | R/W        | 0x0         | Reserved   |

## DAC Digital Mixer Gain Control Register

| Offset: 0x334 |            |             | Register Name: DAC_MXR_GAIN<br>Default Value: 0x0000_0000                                  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:12         | R/W        | 0x0         | DACL_MXR_GAIN<br>DAC left channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit15: AIF1 DA0L |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | Bit14: AIF1 DA1L<br>Bit13: AIF2 DACL<br>Bit12: ADCL  |
| 11:8 | R/W | 0x0 | DACR_MXR_GAIN<br>DAC right channel mixer gain control<br>0: 0dB 1: -6dB<br>Bit11: AIF1 DA0R<br>Bit10: AIF1 DA1R<br>Bit9: AIF2 DACR<br>Bit8: ADCR |
| 7:0  | R/W | 0x0 | Reserved   |

## ADC DAP Left Status Register

| Offset: 0x400 |            |             | Register Name: AC_ADC_DAPLSTA<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:10         | R          | 0x0         | Reserved  |
| 9             | R          | 0x0         | Left AGC saturation flag  |
| 8             | R          | 0x0         | Left AGC noise-threshold flag   |
| 7:0           | R          | 0x0         | Left Gain applied by AGC<br>(7.1 format 2s complement(-20dB – 40dB), 0.5B/ step)<br>0x50: 40dB<br>0x4F: 39.5dB<br>-----<br>0x00: 00dB<br>0xFF: -0.5dB |

## ADC DAP Right Status Register

| Offset: 0x404 |            |             | Register Name: AC_ADC_DAPRSTA<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 11:10         | R          | 0x0         | Reserved  |
| 9             | R          | 0x0         | Right AGC saturation flag   |
| 8             | R          | 0x0         | Right AGC noise-threshold flag  |
| 7:0           | R          | 0x0         | Right Gain applied by AGC<br>(7.1 format 2s complement(-20dB – 40dB), 0.5dB /step)<br>0x50: 40dB<br>0x4F: 39.5dB<br>-----<br>0x00: 00dB<br>0xFF: -0.5dB |

## ADC DAP Left Channel Control Register

| Offset: 0x408 |            |             | Register Name: AC_ADC_DAPLCTRL<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | Reserved   |
| 14            | R/W        | 0x0         | Left AGC enable<br>0: disable 1: enable  |
| 13            | R/W        | 0x0         | Left HPF enable<br>0: disable 1: enable  |
| 12            | R/W        | 0x0         | Left Noise detect enable<br>0: disable 1: enable   |
| 11:10         | R/W        | 0x0         | Reserved   |
| 9:8           | R/W        | 0x0         | Left Hysteresis setting<br>00: 1dB<br>01: 2dB<br>10: 4dB<br>11: disable;   |
| 7:4           | R/W        | 0x0         | Left Noise debounce time<br>0000: disable<br>0001: 4/fs<br>0010: 8/fs<br>-----<br>1111: 16*4096/fs<br>T=2(N+1)/fs, except N=0  |
| 3:0           | R/W        | 0x0         | Left Signal debounce time<br>0000: disable<br>0001: 4/fs<br>0010: 8/fs<br>-----<br>1111: 16*4096/fs<br>T=2(N+1)/fs, except N=0 |

## ADC DAP Right Channel Control Register

| Offset: 0x40C |            |             | Register Name: AC_ADC_DAPRCTRL<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | Reserved   |
| 14            | R/W        | 0x0         | Right AGC enable<br>0: disable 1: enable                     |
| 13            | R/W        | 0x0         | Right HPF enable   |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 0: disable      1: enable   |
| 12    | R/W | 0x0 | Right Noise detect enable<br>0: disable      1: enable  |
| 11:10 | R/W | 0x0 | Reserved  |
| 9: 8  | R/W | 0x0 | Right Hysteresis setting<br>00: 1dB<br>01: 2dB<br>10: 4dB<br>11: disable  |
| 7: 4  | R/W | 0x0 | Right Noise debounce time<br>0000: disable<br>0001: 4/fs<br>0010: 8/fs<br>-----<br>1111: 16*4096/fs<br>T=2(N+1)/fs ,except N=0  |
| 3: 0  | R/W | 0x0 | Right Signal debounce time<br>0000: disable<br>0001: 4/fs<br>0010: 8/fs<br>-----<br>1111: 16*4096/fs<br>T=2(N+1)/fs, except N=0 |

## ADC DAP Left Target Level Register

| Offset: 0x410 |            |                 | Register Name: AC_ADC_DAPLTL<br>Default Value: 0x0000_2C28                 |
|---------------|------------|-----------------|--|
| Bit           | Read/Write | Default/Hex     | Description  |
| 15:14         | /          | /               | /  |
| 13:8          | R/W        | 0x2C<br>(-20dB) | Left channel target level setting(-1dB -- -30dB).(6.0format 2s complement) |
| 7:0           | R/W        | 0x28<br>(20dB)  | Left channel max gain setting(0-40dB).(7.1format 2s complement)            |

## ADC DAP Right Target Level Register

| Offset: 0x414 |            |             | Register Name: AC_ADC_DAPRTL<br>Default Value: 0x0000_2C28                  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:14         | /          | /           | /   |
| 13:8          | R/W        | 0x2C(-20dB) | Right channel target level setting(-1dB -- -30dB).(6.0format 2s complement) |

|     |     |            |  |
|-----|-----|------------|--|
| 7:0 | R/W | 0x28(20dB) | Right channel max gain setting (0-40dB). (7.1format 2s complement) |
|-----|-----|------------|--|

## ADC DAP Left High Average Coef Register

|               |            |             |   |
|---------------|------------|-------------|---|
| Offset: 0x418 |            |             | Register Name: AC_ADC_DAPLHAC<br>Default Value: 0x0000_0005 |
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |

|      |     |        |  |
|------|-----|--------|--|
| 10:0 | R/W | 0x0005 | Left channel output signal average level coefficient setting(the coefficient [reg06[10:0],reg07] is 3.24 format 2s complement) |
|------|-----|--------|--|

## ADC DAP Left Low Average Coef Register

|               |            |             |  |
|---------------|------------|-------------|--|
| Offset: 0x41C |            |             | Register Name: AC_ADC_DAPLLAC<br>Default Value: 0x0000_1EB8  |
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x1EB8      | Left channel output signal average level coefficient setting(the coefficient [reg07[10:0],reg08] is 3.24 format 2s complement) |

## ADC DAP Right High Average Coef Register

|               |            |             |   |
|---------------|------------|-------------|---|
| Offset: 0x420 |            |             | Register Name: AC_ADC_DAPRHAC<br>Default Value: 0x0000_0005 |
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |

|      |     |        |   |
|------|-----|--------|---|
| 10:0 | R/W | 0x0005 | Right channel output signal average level coefficient setting(the coefficient [reg08[10:0],reg09] is 3.24 format 2s complement) |
|------|-----|--------|---|

## ADC DAP Right Low Average Coef Register

|               |            |             |   |
|---------------|------------|-------------|---|
| Offset: 0x424 |            |             | Register Name: AC_ADC_DAPRLAC<br>Default Value: 0x0000_1EB8   |
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x1EB8      | Right channel output signal average level coefficient setting(the coefficient [reg08[10:0],reg09] is 3.24 format 2s complement) |

## ADC DAP Left Decay Time Register

| Offset: 0x428 |            |                     | Register Name: AC_ADC_DAPLDT<br>Default Value: 0x0000_001F   |
|---------------|------------|---------------------|--|
| Bit           | Read/Write | Default/Hex         | Description  |
| 15            | /          | /                   | /  |
| 14:0          | R/W        | 0x001F<br>(32x32fs) | <p>Left decay time coefficient setting<br/>           0000: 1x32/fs<br/>           0001: 2x32/fs<br/>           -----<br/>           7FFF: 215 x32/fs<br/> <math>T=(n+1)*32/fs</math><br/>           When the gain increases, the actual gain will increase 0.5dB at every decay time.</p> |

## ADC DAP Left Attack Time Register

| Offset: 0x42C |            |             | Register Name: AC_ADC_DAPLAT<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | /          | /           | /  |
| 14:0          | R/W        | 0x0000      | <p>Left attack time coefficient setting<br/>           0000: 1x32/fs<br/>           0001: 2x32/fs<br/>           -----<br/>           7FFF: 215 x32/fs<br/> <math>T=(n+1)*32/fs</math><br/>           When the gain decreases, the actual gain will decrease 0.5dB at every attack time.</p> |

## ADC DAP Right Decay Time Register

| Offset: 0x430 |            |                     | Register Name: AC_ADC_DAPRDT<br>Default Value: 0x0000_001F   |
|---------------|------------|---------------------|--|
| Bit           | Read/Write | Default/Hex         | Description  |
| 15            | /          | /                   | /  |
| 14:0          | R/W        | 0x001F<br>(32x32fs) | <p>Right decay time coefficient setting<br/>           0000: 1x32/fs<br/>           0001: 2x32/fs<br/>           -----<br/>           7FFF: 215 x32/fs<br/> <math>T=(n+1)*32/fs</math><br/>           When the gain increases, the actual gain will increase</p> |

|  |  |  |                            |
|--|--|--|----------------------------|
|  |  |  | 0.5dB at every decay time. |
|--|--|--|----------------------------|

## ADC DAP Right Attack Time Register

| Offset: 0x434 |            |             | Register Name: AC_ADC_DAPRAT<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | /          | /           | /   |
| 14:0          | R/W        | 0x0000      | <p>Right attack time coefficient setting<br/>0000: 1x32/fs<br/>0001: 2x32/fs</p> <hr/> <p>7FFF: 215 x32/fs<br/><math>T=(n+1)*32/fs</math></p> <p>When the gain decreases, the actual gain will decrease 0.5dB at every attack time.</p> |

## ADC DAP Noise Threshold Register

| Offset: 0x438 |            |                 | Register Name: AC_ADC_DAPNTH<br>Default Value: 0x0000_1E1E   |
|---------------|------------|-----------------|--|
| Bit           | Read/Write | Default/Hex     | Description  |
| 15:13         | /          | /               | /  |
| 12:8          | R/W        | 0x1E<br>(-90dB) | <p>Left channel noise threshold setting.<br/>0x00: -30dB<br/>0x01: -32dB<br/>0x02: -34dB</p> <hr/> <p>0x1D: -88dB<br/>0x1E: -90dB<br/>0x1F: -90dB(the same as 0x1E)</p>                |
| 7:5           | /          | /               | /  |
| 4:0           | R/W        | 0x1E(-90dB)     | <p>Right channel noise threshold setting(-90 -- -30dB).<br/>0x00: -30dB<br/>0x01: -32dB<br/>0x02: -34dB</p> <hr/> <p>0x1D: -88dB<br/>0x1E: -90dB<br/>0x1F: -90dB(the same as 0x1E)</p> |

## ADC DAP Left Input Signal High Average Coef Register

| Offset: 0x43C |            |             | Register Name: AC_ADC_DAPLHNAC<br>Default Value: 0x0000_0005  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |
| 10:0          | R/W        | 0x0005      | Left input signal average filter coefficient to check noise or not(the coefficient [reg0f[10:0],reg10] is 3.24 format 2s complement), always the same as the left output signal average filter's. |

## ADC DAP Left Input Signal Low Average Coef Register

| Offset: 0x440 |            |             | Register Name: AC_ADC_DAPLLNAC<br>Default Value: 0x0000_1EB8  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x1EB8      | Left input signal average filter coefficient to check noise or not(the coefficient [reg0f[10:0],reg10] is 3.24 format 2s complement) always the same as the left output signal average filter's |

## ADC DAP Right Input Signal High Average Coef Register

| Offset: 0x444 |            |             | Register Name: AC_ADC_DAPRHNAC<br>Default Value: 0x0000_0005   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 0x0005      | Right input signal average filter coefficient to check noise or not(the coefficient [reg11[10:0],reg12] is 3.24 format 2s complement), always the same as the right output signal average filter's |

## ADC DAP Right Input Signal Low Average Coef Register

| Offset: 0x448 |            |             | Register Name: AC_ADC_DAPRLNAC<br>Default Value: 0x0000_1EB8   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x1EB8      | Right input signal average filter coefficient to check noise or not(the coefficient [reg11[10:0],reg12] is 3.24 format 2s complement), always the same as the right output signal average filter's |

## ADC DAP High HPF Coef Register

| Offset: 0x44C |            |             | Register Name: AC_DAPHHPFC<br>Default Value: 0x0000_00FF                                  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |
| 10:0          | R/W        | 0x00FF      | HPF coefficient setting(the coefficient [reg13[10:0],reg14] is 3.24 format 2s complement) |

## ADC DAP Low HPF Coef Register

| Offset: 0x450 |            |             | Register Name: AC_DAPLHPFC<br>Default Value: 0x0000_FAC1                                  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0xFAC1      | HPF coefficient setting(the coefficient [reg13[10:0],reg14] is 3.24 format 2s complement) |

## ADC DAP Optimum Register

| Offset: 0x454 |            |             | Register Name: AC_DAPOPT<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |
| 10            | R/W        | 0           | Left energy default value setting(include the input and output)<br>0: min<br>1: max   |
| 9:8           | R/W        | 00          | Left channel gain hysteresis setting.<br>The different between target level and the signal level must larger than the hysteresis when the gain change.<br>00: 0.4375db<br>01: 0.9375db<br>10: 1.9375db<br>11: 3db |
| 7:6           | /          | /           | /   |
| 5             | R/W        | 0           | The input signal average filter coefficient setting<br>0: is the [reg0f[10:0], reg10] and [reg11[1:0], reg12];<br>1: is the [reg06[10:0], reg07] and [reg08[1:0], reg09];   |
| 4             | R/W        | 0           | AGC output when the channel in noise state<br>0: output is zero<br>1: output is the input data  |
| 3             | /          | /           | /   |
| 2             | R/W        | 0           | Right energy default value setting(include the input and output)<br>0: min<br>1: max  |
| 1:0           | R/W        | 00          | Right channel gain hysteresis setting.<br>The different between target level and the signal level must larger than the hysteresis when the gain change.<br>00: 0.4375db<br>01: 0.9375db                           |

|  |  |  |                         |
|--|--|--|-------------------------|
|  |  |  | 10: 1.9375db<br>11: 3db |
|--|--|--|-------------------------|

## DAC DAP Control Register

| Offset: 0x480 |            |             | Register Name: AC_DAC_DAPCTRL<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:3          | /          | /           | /   |
| 2             | R/W        | 0           | DRC enable control<br>0: disable 1: enable                  |
| 1             | R/W        | 0           | Left channel HPF enable control<br>0: disable 1: enable     |
| 0             | R/W        | 0           | Right channel HPF enable control<br>0: disable 1: enable    |

## DAC DAP High HPF Coef Register

| Offset: 0x484 |            |             | Register Name: AC_DAC_DAPHHPFC<br>Default Value: 0x0000_00FF                               |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 0xFF        | HPF coefficient setting(the coefficient [reg01[10:0], reg02] is 3.24 format 2s complement) |

## DAC DAP Low HPF Coef Register

| Offset: 0x488 |            |             | Register Name: AC_DAC_DAPLHPFC<br>Default Value: 0x0000_FAC1                               |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0xFAC1      | HPF coefficient setting(the coefficient [reg01[10:0], reg02] is 3.24 format 2s complement) |

## DAC DAP Left High Energy Average Coef Register

| Offset: 0x48C |            |             | Register Name: AC_DAC_DAPLHAVC<br>Default Value: 0x0000_0100   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 0x0100      | Left channel energy average filter coefficient setting(the coefficient [reg03[10:0], reg04] is 3.24 format 2s complement ) |

## DAC DAP Left Low Energy Average Coef Register

| Offset: 0x490 |            |             | Register Name: AC_DAC_DAPLLAVC<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x0000      | Left channel energy average filter coefficient setting(the coefficient [reg03[10:0],reg04] is 3.24 format 2s complement) |

## DAC DAP Right High Energy Average Coef Register

| Offset: 0x494 |            |             | Register Name: AC_DAC_DAPRHAVC<br>Default Value: 0x0000_0100  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |
| 10:0          | R/W        | 0x0100      | Right channel energy average filter coefficient setting(the coefficient [reg05[10:0], reg06] is 3.24 format 2s complement ) |

## DAC DAP Right Low Energy Average Coef Register

| Offset: 0x498 |            |             | Register Name: AC_DAC_DAPRLAVC<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x0000      | Right channel energy average filter coefficient setting(the coefficient [reg05[10:0],reg06] is 3.24 format 2s complement) |

## DAC DAP High Gain Decay Time Coef Register

| Offset: 0x49C |            |             | Register Name: AC_DAC_DAPHGDEC<br>Default Value: 0x0000_0100  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:11         | /          | /           | /   |
| 10:0          | R/W        | 0x0100      | Gain smooth filter decay time coefficient setting(the coefficient [reg07[10:0], reg08] is 3.24 format 2s complement ) |

## DAC DAP Low Gain Decay Time Coef Register

| Offset: 0x4A0 |            |             | Register Name: AC_DAC_DAPLGDEC<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x0000      | Gain smooth filter decay time coefficient setting(the coefficient [reg07[10:0], reg08] is 3.24 format 2s complement ) |

## DAC DAP High Gain Attack Time Coef Register

| Offset: 0x4A4 |            |             | Register Name: AC_DAC_DAPHGATC<br>Default Value: 0x0000_0100   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 0x0100      | Gain smooth filter attack time coefficient setting(the coefficient [reg09[10:0], reg0a] is 3.24 format 2s complement ) |

## DAC DAP Low Gain Decay Time Coef Register

| Offset: 0x4A8 |            |             | Register Name: AC_DAC_DAPLGATC<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x0000      | Gain smooth filter attack time coefficient setting(the coefficient [reg09[10:0], reg0a] is 3.24 format 2s complement ) |

## DAC DAP High Energy Threshold Register

| Offset: 0x4AC |            |             | Register Name: AC_DAC_DAPHETHD<br>Default Value: 0x0000_04FB  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x04FB      | The DRC Energy compress threshold parameter T setting(the T = [reg0b, reg0c] is 8.24 format 2s complement ) |

## DAC DAP Low Energy Threshold Register

| Offset: 0x4B0 |            |             | Register Name: AC_DAC_DAPLETHD<br>Default Value: 0x0000_9ED0 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |

|      |     |        |   |
|------|-----|--------|---|
| 15:0 | R/W | 0x9ED0 | The DRC Energy compress threshold parameter T setting(the T = [reg0b, reg0c] is 8.24 format 2s complement ) |
|------|-----|--------|---|

## DAC DAP High Gain K Parameter Register

| Offset: 0x4B4 |            |             | Register Name: AC_DAC_DAPHGKPA<br>Default Value: 0x0000_0780   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x0780      | The DRC gain curve slope k parameter setting(the K = [reg0d[10:0], reg0e] is 3.24 format 2s complement ) |

## DAC DAP Low Gain K Parameter Register

| Offset: 0x4B8 |            |             | Register Name: AC_DAC_DAPLGKPA<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x0000      | The DRC gain curve slope k parameter setting(the K = [reg0d[10:0], reg0e] is 3.24 format 2s complement ) |

## DAC DAP High Gain Offset Parameter Register

| Offset: 0x4BC |            |             | Register Name: AC_DAC_DAPHGOPA<br>Default Value: 0x0000_0100  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x0100      | The DRC gain curve offset O parameter setting(the O = [reg0f[12:0], reg10] is 5.24 format 2s complement ) |

## DAC DAP Low Gain Offset Parameter Register

| Offset: 0x4C0 |            |             | Register Name: AC_DAC_DAPLGOPA<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R/W        | 0x0000      | The DRC gain curve offset O parameter setting(the O = [reg0f[12:0], reg10] is 5.24 format 2s complement ) |

## DAC DAP Optimum Register

| Offset: 0x4C4 |            |             | Register Name: AC_DAC_DAPOPT<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:6          | /          | /           | /  |
| 5             | R/W        | 0           | DRC gain default value setting                             |

|     |     |      |  |
|-----|-----|------|--|
|     |     |      | 0: The default gain is 1<br>1: The default gain is 0   |
| 4:0 | R/W | 0x00 | <p>The hysteresis of the gain smooth filter to use the decay time coefficient or the attack time coefficient.</p> <p>When in the decay time state, if <math>g(n-1)-g(n) &gt; \text{hysteresis}</math>, then the state will change to attack time state, and when in the attack time, if <math>g(n)-g(n-1) &gt; \text{hysteresis}</math>, then the state will change to decay time state. Note the hysteresis of 0x00 and 0x04 is the same.</p> <p>00000: <math>2^{-16}</math><br/>     00001: <math>2^{-19}</math><br/>     00010: <math>2^{-18}</math><br/>     00011: <math>2^{-17}</math><br/>     00100: <math>2^{-16}</math><br/>     -----<br/>     10011: <math>2^{-1}</math><br/>     10100 ~11111: 1<br/>     hysteresis = <math>2^{n-20}</math> ,except n=0x00, and n less 0x14.</p> |

## AGC Enable Register

| Offset: 0x4D0 |            |             | Register Name: AGC_ENA<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | AIF1_AD0L_AGC_ENA<br>AIF1 ADC timeslot 0 left channel AGC enable<br>0: Disable<br>1: Enable  |
| 14            | R/W        | 0x0         | AIF1_AD0R_AGC_ENA<br>AIF1 ADC timeslot 0 right channel AGC enable<br>0: Disable<br>1: Enable |
| 13            | R/W        | 0x0         | AIF1_AD1L_AGC_ENA<br>AIF1 ADC timeslot 1 left channel AGC enable<br>0: Disable<br>1: Enable  |

|     |     |     |  |
|-----|-----|-----|--|
| 12  | R/W | 0x0 | AIF1_AD1R_AGC_ENA<br>AIF1 ADC timeslot 1 right channel AGC enable<br>0: Disable<br>1: Enable |
| 11  | R/W | 0x0 | AIF2_ADCL_AGC_ENA<br>AIF2 ADC left channel AGC enable<br>0: Disable<br>1: Enable             |
| 10  | R/W | 0x0 | AIF2_ADCR_AGC_ENA<br>AIF2 ADC right channel AGC enable<br>0: Disable<br>1: Enable            |
| 9   | R/W | 0x0 | AIF2_DACL_AGC_ENA<br>AIF2 DAC left channel AGC enable<br>0: Disable<br>1: Enable             |
| 8   | R/W | 0x0 | AIF2_DACR_AGC_ENA<br>AIF2 DAC right channel AGC enable<br>0: Disable<br>1: Enable            |
| 7   | R/W | 0x0 | ADCL_AGC_ENA<br>ADC left channel AGC enable<br>0: Disable<br>1: Enable                       |
| 6   | R/W | 0x0 | ADCR_AGC_ENA<br>ADC right channel AGC enable<br>0: Disable<br>1: Enable                      |
| 5:0 | R/W | 0x0 | Reserved   |

## DRC Enable Register

| Offset: 0x4D4 |            |             | Register Name: DRC_ENA<br>Default Value: 0x0000_0000                           |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15            | R/W        | 0x0         | AIF1_DAC0_DRC_ENA<br>AIF1 DAC timeslot 0 DRC enable<br>0: Disable<br>1: Enable |
| 14            | R/W        | 0x0         | Reserved   |
| 13            | R/W        | 0x0         | AIF1_DAC1_DRC_ENA<br>AIF1 DAC timeslot 1 DRC enable<br>0: Disable              |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | 1: Enable  |
| 12   | R/W | 0x0 | Reserved   |
| 11   | R/W | 0x0 | AIF2_DAC_DRC_ENA<br>AIF2 DAC DRC enable<br>0: Disable<br>1: Enable |
| 10:8 | R/W | 0x0 | Reserved   |
| 7    | R/W | 0x0 | DAC_DRC_ENA<br>DAC DRC enable<br>0: Disable<br>1: Enable           |
| 6:0  | R/W | 0x0 | Reserved   |

## SRC1 Control 1 Register

| Offset: 0x4E0 |            |             | Register Name: SRC1_CTRL1<br>Default Value: 0x0000_0000                 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | SRC1_RATI_ENA<br>SRC1 Manual setting ratio enable<br>0-disable 1-enable |
| 14            | R          | 0x0         | SRC1_LOCK_STS<br>SRC1 Ratio lock status<br>0-not locked 1-locked        |
| 13            | R          | 0x0         | SRC1_FIFO_OVR<br>SRC1 FIFO Overflow status<br>0-normal 1-overflowed     |
| 12:10         | R          | 0x0         | SRC1_FIFOLEV_[8:6]<br>SRC1 FIFO Level high 3-bit                        |
| 9:0           | R/W        | 0x0         | SRC1_RATI_SET_[25:16]<br>Manual setting ratio high 10-bit               |

## SRC1 Control 2 Register

| Offset: 0x4E4 |            |             | Register Name: SRC1_CTRL2<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 15:0          | R/W        | 0x0         | SRC1_RATI_StET_[15:0]<br>Manual setting ratio low 16-bit |

## SRC1 Control 3 Register

| Offset: 0x4E8 |            |             | Register Name: SRC1_CTRL3<br>Default Value: 0x0000_0040 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:10         | R          | 0x0         | SRC1_FIFOLEV_[5:0]<br>SRC1 FIFO Level low 6-bit         |
| 9:0           | R          | 0x40        | SRC1_RATI_VAL_[25:16]<br>Calculated ratio high 10-bit   |

## SRC1 Control 4 Register

| Offset: 0x4EC |            |             | Register Name: SRC1_CTRL4<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R          | 0x0         | SRC1_RATI_VAL_[15:0]<br>Calculated ratio low 16-bit     |

## SRC2 Control 1 Register

| Offset: 0x4F0 |            |             | Register Name: SRC2_CTRL1<br>Default Value: 0x0000_0000                 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15            | R/W        | 0x0         | SRC2_RATI_ENA<br>SRC2 Manual setting ratio enable<br>0-disable 1-enable |
| 14            | R          | 0x0         | SRC2_LOCK_STS<br>SRC2 Ratio lock status<br>0-not locked 1-locked        |
| 13            | R          | 0x0         | SRC2_FIFO_OVR<br>SRC2 FIFO Overflow status<br>0-normal 1-overflowed     |
| 12:10         | R          | 0x0         | SRC2_FIFOLEV_[8:6]<br>SRC2 FIFO Level high 3-bit                        |
| 9:0           | R/W        | 0x0         | SRC2_RATI_SET_[25:16]<br>Manual setting ratio high 10-bit               |

## SRC2 Control 2 Register

| Offset: 0x4F4 |            |             | Register Name: SRC2_CTRL2<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |

|      |     |     |   |
|------|-----|-----|---|
| 15:0 | R/W | 0x0 | SRC2_RATI_SET_[15:0]<br>Manual setting ratio low 16-bit |
|------|-----|-----|---|

## SRC2 Control 3 Register

| Offset: 0x4F8 |            |             | Register Name: SRC2_CTRL3<br>Default Value: 0x0000_0040 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:10         | R          | 0x0         | SRC2_FIFOLEV_[5:0]<br>SRC2 FIFO Level low 6-bit         |
| 9:0           | R          | 0x40        | SRC2_RATI_VAL_[25:16]<br>Calculated ratio high 10-bit   |

## SRC2 Control 4 Register

| Offset: 0x4FC |            |             | Register Name: SRC2_CTRL4<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 15:0          | R          | 0x0         | SRC2_RATI_VAL_[15:0]<br>Calculated ratio low 16-bit     |

Note that the following 25 8-bit registers can be controlled by configuring 0x01F015C0 register through the APBO BUS, as shown below. (Reset: register reset; ADDR[4:0]: offset of corresponding 8-bit registers; W/R: W/R enable; WDAT[7:0]: write; RDAT[7:0]: read)




Figure 3.16-5 Register Diagram

## Headphone Volume Control Register

| Offset:0x00 |            |             | Register Name: HP_VOLC   |
|-------------|------------|-------------|--------------------------|
| Bit         | Read/Write | Default/Hex | Description              |
| 7           | R/W        | 0x0         | PA clock gating control; |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | when system VDD is off and Audio analog channel is working, this bit must be set to 1, because the PA clock come from system VDD domain. When this bit is 1, the Zero cross over function will be disabled automatically.<br>0: not gating; 1: gating |
| 6   | R/W | 0x0 | /   |
| 5:0 | R/W | 0x0 | HPVOL<br>Headphone Volume Control, (HPVOL): Total 64 level, from 0dB to -62dB, 1dB/step, mute when 000000   |

## Left Output Mixer Source Control Register

| Offset:0x01 |            |             | Register Name: LOMIXSC   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | /  |
| 6:0         | R/W        | 0x0         | LMIXMUTE<br>Left Output Mixer Mute Control<br>0-Mute, 1-Not mute<br>Bit 6: MIC1 Boost stage<br>Bit 5: MIC2 Boost stage<br>Bit 4: PHONEP-PHONEN<br>Bit 3: PHONEN<br>Bit 2: LINEINL<br>Bit 1: Left channel DAC<br>Bit 0: Right channel DAC |

## Right Output Mixer Source Control Register

| Offset:0x02 |            |             | Register Name: ROMIXSC  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | /   |
| 6:0         | R/W        | 0x0         | RMIXMUTE<br>Right Output Mixer Mute Control<br>0-Mute, 1-Not mute<br>Bit 6: MIC1 Boost stage<br>Bit 5: MIC2 Boost stage<br>Bit 4: PHONEP-PHONEN<br>Bit 3: PHONEP<br>Bit 2: LINEINR<br>Bit 1: Right channel DAC<br>Bit 0: Left channel DAC |

## DAC Analog Enable and PA Source Control Register

| Offset:0x03 |            |             | Register Name: DAC_PA_SRC   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | DACAREN<br>Internal Analog Right channel DAC Enable<br>0:Disable; 1:Enable  |
| 6           | R/W        | 0x0         | DACALEN<br>Internal Analog Left channel DAC Enable<br>0:Disable; 1:Enable   |
| 5           | R/W        | 0x0         | RMIXEN<br>Right Analog Output Mixer Enable<br>0:Disable; 1:Enable   |
| 4           | R/W        | 0x0         | LMIXEN<br>Left Analog Output Mixer Enable<br>0:Disable; 1:Enable  |
| 3           | R/W        | 0x0         | RHPPAMUTE<br>All input source to Right Headphone PA mute, including Right Output mixer and Internal Right channel DAC:<br>0:Mute, 1: Not mute |
| 2           | R/W        | 0x0         | LHPPAMUTE<br>All input source to Left Headphone PA mute, including Left Output mixer and Internal Left channel DAC:<br>0:Mute, 1: Not mute    |
| 1           | R/W        | 0x0         | RHPIS<br>Right Headphone Power Amplifier (PA) Input Source Select<br>0: Right channel DAC<br>1: Right Analog Mixer                            |
| 0           | R/W        | 0x0         | LHPIS<br>Left Headphone Power Amplifier (PA) Input Source Select<br>0: Left channel DAC<br>1: Left Analog Mixer                               |

## Phonein Stereo Gain Control Register

| Offset:0x04 |            |             | Register Name: PHONEIN_GCTRL   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | /  |
| 6:4         | R/W        | 0x3         | PHONEPG, (volpnp)<br>PHONEP to Right output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |
| 3           | R/W        | 0x0         | /  |

|     |     |     |   |
|-----|-----|-----|---|
| 2:0 | R/W | 0x3 | PHONENG, (volpnn)<br>PHONEN to Left output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |
|-----|-----|-----|---|

### **Linein and Phone\_P-N Gain Control Register**

| Offset:0x05 |            |             | Register Name: LINEIN_GCTRL   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | /   |
| 6:4         | R/W        | 0x3         | LINEING, (volln)<br>LINEINL/R to L/R output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB            |
| 3           | R/W        | 0x0         | /   |
| 2:0         | R/W        | 0x3         | PHONEG, (volpg)<br>PHONE(P-N) gain stage to L/R output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |

### **MIC1 and MIC2 Gain Control Register**

| Offset:0x06 |            |             | Register Name: MICIN_GCTRL   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | /  |
| 6:4         | R/W        | 0x3         | MIC1G, (volm1)<br>MIC1 BOOST stage to L or R output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |
| 3           | R/W        | 0x0         | /  |
| 2:0         | R/W        | 0x3         | MIC2G, (volm2)<br>MIC2 BOOST stage to L or R output mixer Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |

### **PA Enable and HP Control Register**

| Offset:0x07 |            |             | Register Name: PAEN_HP_CTRL  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | HPPAEN<br>Right & Left Headphone Power Amplifier Enable<br>0-disable<br>1-enable   |
| 6:5         | R/W        | 0x0         | HPCOM_FC<br>HPCOM function control<br>00: HPCOM off & output is floating<br>01: HPL inverting output<br>10: HPR inverting output |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 11: Direct driver for HPL & HPR   |
| 4   | R/W | 0x1 | <b>COMPSEN</b><br>HPCOM output protection enable when it is set as Direct driver for HPL/R<br>0: protection disable<br>1: protection enable |
| 3:2 | R/W | 0x1 | <b>PA_ANTI_POP_CTRL, (slopeLengthSel)</b><br>PA Anti-pop time Control<br>00:131ms; 01: 262ms; 10: 393ms; 11:524ms                           |
| 1   | R/W | 0x0 | <b>LTRNMUTE, (hprisinvhpl)</b><br>Left HPOUT Negative To Right HPOUT Mute<br>0: Mute, 1: Not mute   |
| 0   | R/W | 0x0 | <b>RTLNMMUTE, (hplisinvhpr)</b><br>Right HPOUT Negative To Left HPOUT Mute<br>0: Mute, 1: Not mute  |

## Phoneout Control Register

| Offset:0x08 |            |             | Register Name: PHONEOUT_CTRL   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7:5         | R/W        | 0x3         | <b>PHONEOUTG</b><br>Phone-out Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB |
| 4           | R/W        | 0x0         | <b>PHONEOUT enable</b><br>0: Enable, 1: Disable  |
| 3           | R/W        | 0x0         | <b>PHONEOUTS3</b><br>MIC1 Boost stage to Phone out mute<br>0: Mute, 1: Not mute              |
| 2           | R/W        | 0x0         | <b>PHONEOUTS2</b><br>MIC2 Boost stage to Phone out mute<br>0: Mute, 1: Not mute              |
| 1           | R/W        | 0x0         | <b>PHONEOUTS1</b><br>Right Output mixer to Phone out mute<br>0: Mute, 1: Not mute            |
| 0           | R/W        | 0x0         | <b>PHONEOUTSO</b><br>Left Output mixer to Phone out mute<br>0: Mute, 1: Not mute             |

## Phonep-n Gain Control Register

| Offset:0x09 |            |             | Register Name: PHONEP-N_GAIN_CTR |
|-------------|------------|-------------|----------------------------------|
| Bit         | Read/Write | Default/Hex | Description                      |
| 7:3         | R/W        | 0x0         | /                                |

|     |     |     |   |
|-----|-----|-----|---|
| 2:0 | R/W | 0x4 | PHONEPREG<br>PHONEP-PHONEN pre-amplifier gain control<br>-12dB to 9dB, 3dB/step, default is 0dB |
|-----|-----|-----|---|

## Mic2 Boost Enable Control Register

| Offset:0x0A |            |             | Register Name: MIC2G_LINEEN_CTRL   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | MIC2AMPEN<br>MIC2 Boost AMP Enable<br>0-Disable; 1-Enable  |
| 6:4         | R/W        | 0x4         | MIC2BOOST<br>MIC2 Boost AMP Gain Control<br>0dB when 000, 24dB to 42dB when 001 to 111, 3dB/step,<br>default is 33dB |
| 3:0         | R/W        | 0x0         | /  |

## Mic1 Boost and MICBIAS Control Register

| Offset:0x0B |            |             | Register Name: MIC1G_MICBIAS_CTRL   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | HMICBIASEN<br>Headset Microphone Bias enable<br>0: disable, 1: enable   |
| 6           | R/W        | 0x0         | MMICBIASEN<br>Master Microphone Bias enable<br>0: disable, 1: enable  |
| 5           | R/W        | 0x0         | HMICBIAS MODE<br>Headset MIC Bias Mode select<br>0:HMICBIAS auto suspend when HMIC is absent<br>1:HMICBIAS always on when HMICBIASEN IS 1 |
| 4           | R/W        | 0x1         | /   |
| 3           | R/W        | 0x0         | MIC1AMPEN<br>MIC1 Boost AMP Enable<br>0-Disable; 1-Enable   |
| 2:0         | R/W        | 0x4         | MIC1BOOST<br>MIC1 Boost AMP Gain Control<br>0dB when 000, 24dB to 42dB when 001 to 111, 3dB/step,<br>default is 33dB                      |

## Left ADC Mixer Source Control Register

| Offset:0x0C |            |             | Register Name: LADCMIXSC  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | /   |
| 6:0         | R/W        | 0x0         | LADCMIXMUTE<br>Left ADC Mixer Mute Control:<br>0-Mute, 1-Not mute<br>Bit 6: MIC1 Boost stage<br>Bit 5: MIC2 Boost stage<br>Bit 4: PHONEP-PHONEN<br>Bit 3: PHONEN<br>Bit 2: LINEINL<br>Bit 1: Left output mixer<br>Bit 0: Right output mixer |

## Right ADC Mixer Source Control Register

| Offset:0x0D |            |             | Register Name: RADCMIXSC  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | /   |
| 6:0         | R/W        | 0x0         | RADCMIXMUTE<br>Right ADC Mixer Mute Control:<br>0: Mute; 1:On<br>Bit 6: MIC1 Boost stage<br>Bit 5: MIC2 Boost stage<br>Bit 4: PHONEP-PHONEN<br>Bit 3: PHONEP<br>Bit 2: LINEINR<br>Bit 1: Right output mixer<br>Bit 0: Left output mixer |

## Reserved Register

| Offset:0x0E |            |             | Register Name: Reserved Register  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7:0         | R/W        | 0x0         | PA_ANTI_POP_CTRL, (slopeLengthSel)<br>PA Anti-pop time Control<br>000: 131ms; 001: 262ms; 010: 393ms; 011: 524ms;<br>100: 655ms; 101: 786ms; 110: 786ms; 111: 1048ms; |

## ADC Analog Part Enable Register

| Offset:0x0F |            |             | Register Name: ADC_AP_EN  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 7           | R/W        | 0x0         | ADCREN<br>ADC Right Channel Enable<br>0-Disable; 1-Enable                       |
| 6           | R/W        | 0x0         | ADCLEN<br>ADC Left Channel Enable<br>0-Disable; 1-Enable                        |
| 5:3         | R/W        | 0x0         | /   |
| 2:0         | R/W        | 0x3         | ADCG<br>ADC Input Gain Control<br>From -4.5dB to 6dB, 1.5dB/step default is 0dB |

## ADDA Analog Performance Turning 2 Register

| Offset:0x12 |            |             | Register Name: ADDA_APT2   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 7           | R/W        | 0x0         | function enable for master volume change at zero cross over<br>0: disable; 1: enable           |
| 6           | R/W        | 0x1         | Timeout control for master volume change at zero cross over<br>0: 32ms; 1: 64ms                |
| 5:4         | R/W        | 0x0         | PTDBS<br>HPCOM protect de-bounce time setting<br>00: 2-3ms; 01: 4-6ms; 10: 8-12ms; 11: 16-24ms |
| 3           | R/W        | 0x0         | PA_SLOPE_SELECT<br>PA slope select cosine or ramp<br>0: select cosine<br>1: select ramp        |
| 2:0         | R/W        | 0x2         | USB_BIAS_CUR.<br>USB bias current tuning<br>From 23uA to 30uA, Default is 25uA                 |

## Bias Calibration Data Register

| Offset:0x17 |            |             | Register Name: BIASCALI                 |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description                             |
| 7:0         | R          | 0x20        | BIASCALI<br>Bias Calibration Data, 6bit |

## Bias Register Setting Data Register

| Offset:0x18 |            |             | Register Name: BIASVERIFY                      |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description                                    |
| 7:0         | R/W        | 0x20        | BIASVERIFY<br>Bias Register Setting Data, 6bit |

## 3.17 KEYADC

### 3.17.1 Overview

The A33 supports a 6-bit KEYADC for key application.

It includes the following features:

- Supports APB 32-bits bus width
- Support interrupt
- Support Hold Key and General Key
- Support single key and continue key mode
- Support 6-bit resolution
- Support voltage input range between 0 to 2V
- Support sample rate up to 250Hz

### 3.17.2 Principles of Operation

## Block Diagram

The KEYADC converted data can be accessed by interrupt and polling method. If software can't access the last converted data instantly, the new converted data would update the old one at new sampling data.




Figure 3.17-1 Hold Key and General Key Function

When ADC\_IN Signal change from 3.0V to less than 2.0V (Level A), the comparator24 send first interrupt to control logic; When ADC\_IN Signal change from 2.0V to less than certain level (Program can set), the comparator25 give second interrupt. If the control Logic get the first interrupt, In a certain time range (program can set), doesn't get second interrupt, it will send hold key interrupt to the host; If the control Logic get the first interrupt, In a certain time range (program can set), get second interrupt, it will send key down interrupt to the host; If the control logic only get the second interrupt, doesn't get the first interrupt, it will send already hold interrupt to the host.

### 3.17.3 KEYADC Register List

| Module Name | Base Address |
|-------------|--------------|
| KEYADC      | 0x01C22800   |

| Register Name | Offset | Description                       |
|---------------|--------|-----------------------------------|
| KEYADC_CTRL   | 0x00   | KEYADC Control Register           |
| KEYADC_INTC   | 0x04   | KEYADC Interrupt Control Register |
| KEYADC_INTS   | 0x08   | KEYADC Interrupt Status Register  |
| KEYADC_DATA   | 0x0c   | KEYADC Data Register              |

### 3.17.4 KEYADC Register Description

#### KEYADC Control Register

| Offset: 0x000 |            |             | Register Name: KEYADC_CTRL   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31: 24        | R/W        | 0x1         | FIRST_CONCERT_DLY.<br>ADC First Convert Delay setting, ADC conversion is delayed by n samples  |
| 23:22         | R/W        | 0x0         | Reserved to 0  |
| 21:20         | /          | /           | /  |
| 19:16         | R/W        | 0x0         | CONTINUE_TIME_SELECT.<br>Continue Mode time select, one of 8*(N+1) sample as a valuable sample data  |
| 15:14         | /          | /           | /  |
| 13:12         | R/W        | 0x0         | KEY_MODE_SELECT.<br>Key Mode Select:<br>00: Normal Mode<br>01: Single Mode<br>10: Continue Mode  |
| 11:8          | R/W        | 0x1         | LEVELA_B_CNT.<br>Level A to Level B time threshold select, judge ADC convert value in level A to level B in n+1 samples  |
| 7             | R/W        | 0x0         | KEY_ADC_HOLD_KEY_EN<br>KEY_ADC Hold Key Enable<br>0: Disable<br>1: Enable  |
| 6             | R/W        | 0x1         | KEYADC_HOLD_EN.<br>KEYADC Sample hold Enable<br>0: Disable<br>1: Enable  |
| 5: 4          | R/W        | 0x2         | LEVELB_VOL.<br>Level B Corresponding Data Value setting (the real voltage value)<br>00: 0x3C (~1.9v)<br>01: 0x39 (~1.8v)<br>10: 0x36 (~1.7v)<br>11: 0x33 (~1.6v) |
| 3: 2          | R/W        | 0x2         | KEYADC_SAMPLE_RATE.<br>KEYADC Sample Rate<br>00: 250 Hz<br>01: 125 Hz  |

|   |     |     |  |
|---|-----|-----|--|
|   |     |     | 10: 62.5 Hz<br>11: 32.25 Hz                            |
| 1 | /   | /   | /  |
| 0 | R/W | 0x0 | KEYADC_EN.<br>KEYADC enable<br>0: Disable<br>1: Enable |

## KEYADC Interrupt Control Register

| Offset: 0x04 |            |             | Register Name: KEYADC_INTC  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:5         | /          | /           | /   |
| 4            | R/W        | 0x0         | ADC0_KEYUP_IRQ_EN.<br>ADC 0 Key Up IRQ Enable<br>0: Disable<br>1: Enable            |
| 3            | R/W        | 0x0         | ADC0_ALRDY_HOLD_IRQ_EN.<br>ADC 0 Already Hold IRQ Enable<br>0: Disable<br>1: Enable |
| 2            | R/W        | 0x0         | ADC0_HOLD_IRQ_EN.<br>ADC 0 Hold Key IRQ Enable<br>0: Disable<br>1: Enable           |
| 1            | R/W        | 0x0         | ADC0_KEYDOWN_EN<br>ADC 0 Key Down Enable<br>0: Disable<br>1: Enable                 |
| 0            | R/W        | 0x0         | ADC0_DATA_IRQ_EN.<br>ADC 0 Data IRQ Enable<br>0: Disable<br>1: Enable               |

## KEYADC Interrupt Status Register

| Offset: 0x08 |            |             | Register Name: KEYADC_INT  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:5         | /          | /           | /  |
| 4            | R/W        | 0x0         | ADC0_KEYUP_PENDING.<br>ADC 0 Key up pending Bit<br>When general key pull up, it the corresponding interrupt is |

|   |     |     |   |
|---|-----|-----|---|
|   |     |     | <p>enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Note: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable</p>   |
| 3 | R/W | 0x0 | <p>ADC0_ALRDY_HOLD_PENDING.</p> <p>ADC 0 Already Hold Pending Bit</p> <p>When hold key pull down and pull the general key down, if the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable</p>                       |
| 2 | R/W | 0x0 | <p>ADC0_HOLDKEY_PENDING.</p> <p>ADC 0 Hold Key pending Bit</p> <p>When Hold key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.</p> <p>0: NO IRQ</p> <p>1: IRQ Pending</p> <p>Note: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p>        |
| 1 | R/W | 0x0 | <p>ADC0_KEYDOWN_PENDING.</p> <p>ADC 0 Key Down IRQ Pending Bit</p> <p>When General key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Note: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p> |
| 0 | R/W | 0x0 | <p>ADC0_DATA_PENDING.</p> <p>ADC 0 Data IRQ Pending Bit</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Note: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p>  |

## KEYADC Data Register

| Offset: 0x0c |            |             | Register Name: KEYADC_DATA  |
|--------------|------------|-------------|-----------------------------|
| Bit          | Read/Write | Default/Hex | Description                 |
| 31:6         | /          | /           | /                           |
| 5:0          | R          | 0x0         | KEYADC_DATA.<br>KEYADC Data |

## 3.18 Thermal Sensor Controller

### 3.18.1 Overview

The A33 supports thermal sensor controller to monitor the chip temperature.

It includes the following feature:

- Low power consumption

### 3.18.2 Clock Tree and ADC Conversion Time

#### Clock Tree




Figure3.18-1 ADC Clock Tree

#### A/D Conversion Time

When the clock source is 24MHz and the prescaler value  $M \cdot N$  is 6, total 12-bit conversion time is as follows.

$$CLK_{IN} = 24\text{MHz}/6 = 4\text{MHz}$$

$$\text{Conversion Time} = 1/(4\text{MHz}/14\text{Cycles}) = 3.50\mu\text{s}$$

$$\text{If ADC acquire time divider is 5, then } TACQ = 1/(4\text{MHz}/6) = 1.50\mu\text{s}$$

$FS\_TIME$  (configured by the  $FS\_DIV$  register) bases on the summation of Conversion Time and  $TACQ$ . The  $FS\_TIME$  must be greater or equal than  $(TACQ + \text{Conversion Time})$

$$FS\_TIME \geq TACQ + \text{Conversion Time} = 5.0\mu\text{s}$$

This A/D converter was designed to operate at maximum 24MHz clock, and the conversion rate can go up to 1 MSPS.

### 3.18.3 Thermal Measurement

Tem= (Dig-1665) /6.18 Celsius degree

The Dig should read from thermal value register.

### 3.18.4 Thermal Sensor Controller Register List

| Module Name | Base Address |
|-------------|--------------|
| THS         | 0x01C25000   |

| Register Name | Offset | Description                           |
|---------------|--------|---------------------------------------|
| THS_CTRL0     | 0x00   | THS Control Register0                 |
| THS_CTRL1     | 0x04   | THS Control Register1                 |
| THS_INT       | 0x10   | THS INT Control Register              |
| THS_STAT      | 0x14   | Temperature Statuses Register         |
| TEMP_TPR      | 0x18   | Temperature Period Register           |
| TEMP_DATA     | 0x20   | Temperature Data Value Register       |
| TEMP_CATA     | 0x40   | Temperature Calibration Data Register |

### 3.18.5 Thermal Sensor Controller Register Description

#### THS Control Register 0

| Offset: 0x00 |            |             | Register Name: THS_CTRL0  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:22        | /          | /           | /   |
| 21:20        | R/W        | 0x0         | DATA_CLK_DIVIDER.<br>DATA Clock Divider(CLK_IN)<br>00: CLK/2<br>01: CLK/3<br>10: CLK/6<br>11: CLK/1 |
| 19:16        | /          | /           | /   |
| 15:0         | R/W        | 0x0         | TACQ.<br>DATA acquire time<br>CLK_IN/(16*(N+1))   |

#### THS control Register 1

| Offset: 0x04 |            |              | Register Name: THS_CTRL1  |
|--------------|------------|--------------|---|
| Bit          | Read/Write | Default /Hex | Description   |
| 31:9         | /          | /            | /   |
| 8            | R/W        | 0x1          | CHOP_TEMP_EN<br>Chop temperature calibration enable<br>0: Disable<br>1: Enable                |
| 7            | R/W        | 0x0          | GPADC_CALI_EN.<br>ADC Calibration<br>1: start Calibration, it is clear to 0 after calibration |
| 6:0          | /          | /            | /   |

#### THS control Register 1

| Offset: 0x10 |            |              | Register Name: THS_INT   |
|--------------|------------|--------------|--|
| Bit          | Read/Write | Default /Hex | Description  |
| 31:19        | /          | /            | /  |
| 18           | R/W        | 0x0          | TEMP_IRQ_EN<br>Temperature IRQ Enable<br>0: Disable<br>1: Enable |

|      |   |   |   |
|------|---|---|---|
| 17:0 | / | / | / |
|------|---|---|---|

## THS DATA Status Register

| Offset: 0x14 |            |             | Register Name: DATA_FIFOS  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:19        | /          | /           | /  |
| 18           | R/W        | 0x0         | <p>THS_DATA_PENDING.<br/>Thermal sensor data pending<br/>0: No Pending<br/>1: Thermal sensor data Pending<br/>Write '1' to clear this interrupt or automatic clear if data pending condition fails</p> |
| 17:0         | /          | /           |  |

## ThS period Register

| Offset: 0x18 |            |             | Register Name: THS_TPR  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:17        | /          | /           | /   |
| 16           | R/W        | 0x0         | <p>THS_EN.<br/>Thermal sensor enable</p>                      |
| 15:0         | R/W        | 0x0         | <p>THS_PER.<br/>Thermal sensor Period<br/>4096*(1/clk_in)</p> |

## ThS data Register

| Offset: 0x20 |            |             | Register Name: THS_DATA                 |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description                             |
| 31:12        | /          | /           | /                                       |
| 11:0         | R          | 0x0         | <p>THS_DATA<br/>Thermal sensor data</p> |

## Temperature Calibration Data Register

| Offset: 0x40 |            |             | Register Name: THS_TPR  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:12        | /          | /           | /   |
| 11:0         | R/W        | 0x800       | <p>TEMP_CDATA.<br/>Temperature Calibration Data Value<br/>Note: write value from reading out of SID in the register</p> |

## 3.19 Security System

### 3.19.1 Security System Description

The Security System (SS) is one encrypt/ decrypt function accelerator. It is suitable for a variety of applications. It supports both encryption and decryption. Several modes are support by the SS module. Both of CPU mode and DMA method are supported for different application.

It includes the following features:

- AES, DES, 3DES, SHA-1, MD5 are supported by this system
- ECB, CBC, CTR modes for AES/DES/3DES
- CTS modes for AES
- 128-bits, 192-bits and 256-bits key size for AES
- 160-bits hardware PRNG with 192-bits seed
- 32-words RX FIFO and 32-words TX FIFO for high speed application
- CPU mode and DMA mode are supported

The Security System block diagram is shown below:




Figure 3.19-1 SS block diagram

### 3.19.2 Security System Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| SS          | 0x01C15000   |  |

| Register Name | Offset | Description                                 |
|---------------|--------|---|
| SS_CTL        | 0x00   | Security Control Register                   |
| SS_KEY0       | 0x04   | Security Input Key 0/ PRNG Seed 0           |
| SS_KEY1       | 0x08   | Security Input Key 1/ PRNG Seed 1           |
| ...           | ...    | ...   |
| SS_KEY7       | 0x20   | Security Input Key 7                        |
| SS_IV0        | 0x24   | Security Initialization Vector 0            |
| SS_IV1        | 0x28   | Security Initialization Vector 1            |
| SS_IV2        | 0x2C   | Security Initialization Vector 2            |
| SS_IV3        | 0x30   | Security Initialization Vector 3            |
| SS_CNT0       | 0x34   | Security Preload Counter 0                  |
| SS_CNT1       | 0x38   | Security Preload Counter 1                  |
| SS_CNT2       | 0x3C   | Security Preload Counter 2                  |
| SS_CNT3       | 0x40   | Security Preload Counter 3                  |
| SS_FCSR       | 0x44   | Security FIFO Control/ Status Register      |
| SS_ICSR       | 0x48   | Security Interrupt Control/ Status Register |
| SS_MD0        | 0x4C   | SHA1/MD5 Message Digest 0/PRNG Data0        |
| SS_MD1        | 0x50   | SHA1/MD5 Message Digest 1/PRNG Data1        |
| SS_MD2        | 0x54   | SHA1/MD5 Message Digest 2/PRNG Data2        |
| SS_MD3        | 0x58   | SHA1/MD5 Message Digest 3/PRNG Data3        |
| SS_MD4        | 0x5C   | SHA1/MD5 Message Digest 4/PRNG Data4        |
| SS_CTS_LEN    | 0x60   | AES-CTS ciphertext length                   |
| SS_RXFIFO     | 0x200  | RX FIFO input port                          |
| SS_TXFIFO     | 0x204  | TX FIFO output port                         |

### 3.19.3 Security System Register Description

#### Security System Control Register

| Offset: 0x00 |            |             | Register Name: SS_CTL<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:28        | /          | /           | /   |
|              |            |             | SKEY_SELECT<br>AES/DES/3DES key select<br>0: Select input SS_KEYx (Normal Mode)<br>1: Select SID_RKEYx from Security ID<br>2: /<br>3-10: Select internal Key n (n from 0 to 7)                              |
| 27:24        | R/W        | 0           | Others: Reserved  |
| 18:16        | R          | x           | DIE_ID<br>Die Bonding ID  |
| 15           | R/W        | 0           | PRNG_MODE<br>PRNG generator mode<br>0: One-shot mode<br>1: Continue mode  |
| 14           | R/W        | 0           | IV_MODE<br>IV Steady of SHA-1/MD5 constants<br>0: Constants<br>1: Arbitrary IV<br>Notes: It is only used for SHA-1/MD5 engine. If the number of IV word is beyond of 4, Counter 0 register is used for IV4. |
| 13:12        | R/W        | 0           | SS_OP_MODE<br>SS Operation Mode<br>00: Electronic Code Book (ECB) mode<br>01: Cipher Block Chaining (CBC) mode<br>10: Counter (CTR) mode<br>11: Reserved  |
| 11:10        | R/W        | 0           | CTR_WIDTH<br>Counter Width for CTR Mode<br>00: 16-bits Counter<br>01: 32-bits Counter<br>10: 64-bits Counter<br>11: 128-bits Counter  |
| 9:8          | R/W        | 0           | AES_KEY_SIZE<br>Key Size for AES<br>00: 128-bits<br>01: 192-bits  |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 10: 256-bits<br>11: Reserved   |
| 7   | R/W | 0 | SS_OP_DIR<br>SS Operation Direction<br>0: Encryption<br>1: Decryption  |
| 6:4 | R/W | 0 | SS_METHOD<br>SS Method<br>000: AES<br>001: DES<br>010: Triple DES (3DES)<br>011: SHA-1<br>100: MD5<br>101: PRNG<br>Others: Reserved  |
| 3   | /   | / | /  |
| 2   | R/W | 0 | SHA1_MD5_END_BIT<br>SHA-1/MD5 Data End bit<br>Write '1' to tell SHA-1/MD5 engine that the text data is end.<br>If there is some data in FIFO, the engine would fetch these data and process them. After finishing message digest, this bit is clear to '0' by hardware and message digest can be read out from digest registers.<br>Notes: It is only used for SHA-1/MD5 engine. |
| 1   | R/W | 0 | PRNG_START<br>PRNG start bit<br>In PRNG one-shot mode, write '1' to start PRNG. After generating one group random data (5 words), this bit is clear to '0' by hardware.  |
| 0   | R/W | 0 | SS_ENABLE<br>SS Enable<br>0: Disable<br>1: Enable  |

## Security System Key [n] Register

| Offset: 0x04 +4*n |            |             | Register Name: SS_KEY[n]<br>Default Value: 0x0000_0000       |
|-------------------|------------|-------------|--|
| Bit               | Read/Write | Default/Hex | Description  |
| 31:0              | R/W        | 0           | SS_KEY<br>Key[n] Input Value (n= 0~7)/ PRNG Seed[n] (n= 0~5) |

## Security System IV[n] Register

| Offset: 0x24 +4*n |            |             | Register Name: SS_IV[n]<br>Default Value: 0x0000_0000             |
|-------------------|------------|-------------|---|
| Bit               | Read/Write | Default/Hex | Description   |
| 31:0              | R/W        | 0           | SS_IV_VALUE<br>Initialization Vector (IV[n]) Input Value (n= 0~3) |

## Security System Counter[n] Register

| Offset: 0x34 +4*n |            |             | Register Name: SS_CTR[n]<br>Default Value: 0x0000_0000            |
|-------------------|------------|-------------|---|
| Bit               | Read/Write | Default/Hex | Description   |
| 31:0              | R/W        | 0           | SS_CTR_VALUE<br>Counter mode preload Counter Input Value (n= 0~3) |

## Security System FIFO Control/ Status Register

| Offset: 0x44 |            |             | Register Name: SS_FCSR<br>Default Value: 0x6000_0F0F  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | /          | /           | /   |
| 30           | R          | 0x1         | RXFIFO_STATUS<br>RX FIFO Empty<br>0: No room for new word in RX FIFO<br>1: More than one room for new word in RX FIFO (>= 1 word)   |
| 29:24        | R          | 0x20        | RXFIFO_EMP_CNT<br>RX FIFO Empty Space Word Counter  |
| 23           | /          | /           | /   |
| 22           | R          | 0           | TXFIFO_STATUS<br>TX FIFO Data Available Flag<br>0: No available data in TX FIFO<br>1: More than one data in TX FIFO (>= 1 word)   |
| 21:16        | R          | 0           | TXFIFO_AVA_CNT<br>TX FIFO Available Word Counter  |
| 15:13        | /          | /           | /   |
| 12:8         | R/W        | 0xF         | RXFIFO_INT_TRIG_LEVEL<br>RX FIFO Empty Trigger Level<br>Interrupt and DMA request trigger level for RXFIFO normal condition<br>Trigger Level = RXTL + 1<br>Notes: RX FIFO is used for input the data. |

|     |     |     |  |
|-----|-----|-----|--|
| 7:5 | /   | /   | /  |
|     |     |     | <p>TXFIFO_INT_TRIG_LEVEL<br/>         TX FIFO Trigger Level<br/>         Interrupt and DMA request trigger level for TXFIFO normal condition<br/>         Trigger Level = TXTL + 1</p> |
| 4:0 | R/W | 0xF | Notes: TX FIFO is used for output the result data.   |

## Security System Interrupt Control/ Status Register

| Offset: 0x48 |            |             | Register Name: SS_ICSR  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:11        | /          | /           | /   |
| 10           | R/W        | 0           | <p>RXFIFO_EMP_PENDING_BIT<br/>         RX FIFO Empty Pending bit<br/>         0: No pending<br/>         1: RX FIFO Empty pending<br/>         Notes: Write '1' to clear or automatic clear if interrupt condition fails.</p>   |
| 9            | /          | /           | /   |
| 8            | R/W        | 0           | <p>RXFIFO_AVA_PENDING_BIT<br/>         TX FIFO Data Available Pending bit<br/>         0: No TX FIFO pending<br/>         1: TX FIFO pending<br/>         Notes: Write '1' to clear or automatic clear if interrupt condition fails.</p>  |
| 7:5          | /          | /           | /   |
| 4            | R/W        | 0           | <p>DRQ_ENABLE<br/>         DRQ Enable<br/>         0: Disable DRQ (CPU polling mode)<br/>         1: Enable DRQ (DMA mode)</p>  |
| 3            | /          | /           | /   |
| 2            | R/W        | 0           | <p>RXFIFO_EMP_INT_ENABLE<br/>         RX FIFO Empty Interrupt Enable<br/>         0: Disable<br/>         1: Enable<br/>         Notes: If it is set to '1', when the number of empty room is great or equal (<math>\geq</math>) the preset threshold, the interrupt is trigger and the correspond flag is set.</p> |
| 1            | /          | /           | /   |
| 0            | R/W        | 0           | <p>RXFIFO_AVA_INT_ENABLE<br/>         TX FIFO Data Available Interrupt Enable<br/>         0: Disable</p>   |

|  |  |  |   |
|--|--|--|---|
|  |  |  | 1: Enable<br><br>Notes: If it is set to '1', when available data number is great or equal ( $\geq$ ) the preset threshold, the interrupt is trigger and the correspond flag is set. |
|--|--|--|---|

## Security System Message Digest[n] Register

| Offset: 0x4C +4*n |            |             | Register Name: SS_MD[n]<br>Default Value: 0x0000_0000               |
|-------------------|------------|-------------|---|
| Bit               | Read/Write | Default/Hex | Description   |
| 31:0              | R          | 0           | SS_MID_DATA<br>SHA1/ MD5 Message digest MD[n] for SHA1/MD5 (n= 0~4) |

## Security System CTS Length Register

| Offset: 0x60 |            |             | Register Name: SS_CTS_LEN<br>Default Value: 0x0000_0000                   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:0         | R/W        | 0           | AES-CTS ciphertext length in byte unit<br>The value of '0' means no data. |

## Security System RX FIFO Register

| Offset: 0x200 |            |             | Register Name: SS_RX<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | W          | 0           | SS_RX_FIFO<br>32-bits RX FIFO for Input            |

## Security System TX FIFO Register

| Offset: 0x204 |            |             | Register Name: SS_TX<br>Default Value: 0x0000_0000 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | R          | 0           | SS_TX_FIFO<br>32-bits TX FIFO for Output           |

## Security System Clock Requirement

| Clock Name | Description     | Requirement          |
|------------|-----------------|----------------------|
| ahb_clk    | AHB bus clock   | $\geq 24\text{MHz}$  |
| ss_clk     | SS serial clock | $\leq 150\text{MHz}$ |

## 3.20 Port Controller

### 3.20.1 Port Description

The chip has 7 ports for multi-functional input/out pins. They are shown below:

- Port B(PB): 8 input/output port
- Port C(PC): 17 input/output port
- Port D(PD): 22 input/output port
- Port E(PE) : 18 input/output port
- Port F(PF) : 6 input/output port
- Port G(PG) : 14 input/output port
- Port H(PH) : 10 input/output port

For various system configurations, these ports can be easily configured by software. All these ports can be configured as GPIO if multiplexed functions are not used. The external PIO interrupt sources are supported and interrupt mode can be configured by software.

### 3.20.2 Port Register List

| Module Name | Base Address |
|-------------|--------------|
| PIO         | 0x01C20800   |

| Register Name | Offset            | Description                                     |
|---------------|-------------------|---|
| Pn_CFG0       | n*0x24+0x00       | Port n Configure Register 0 (n from 1 to 7)     |
| Pn_CFG1       | n*0x24+0x04       | Port n Configure Register 1 (n from 1 to 7)     |
| Pn_CFG2       | n*0x24+0x08       | Port n Configure Register 2 (n from 1 to 7)     |
| Pn_CFG3       | n*0x24+0x0C       | Port n Configure Register 3 (n from 1 to 7)     |
| Pn_DAT        | n*0x24+0x10       | Port n Data Register (n from 1 to 7)            |
| Pn_DRV0       | n*0x24+0x14       | Port n Multi-Driving Register 0 (n from 1 to 7) |
| Pn_DRV1       | n*0x24+0x18       | Port n Multi-Driving Register 1 (n from 1 to 7) |
| Pn_PUL0       | n*0x24+0x1C       | Port n Pull Register 0 (n from 1 to 7)          |
| Pn_PUL1       | n*0x24+0x20       | Port n Pull Register 1 (n from 1 to 7)          |
| Pn_INT_CFG0   | 0x200+n*0x20+0x00 | PIO Interrupt Configure Register 0              |
| Pn_INT_CFG1   | 0x200+n*0x20+0x04 | PIO Interrupt Configure Register 1              |
| Pn_INT_CFG2   | 0x200+n*0x20+0x08 | PIO Interrupt Configure Register 2              |
| Pn_INT_CFG3   | 0x200+n*0x20+0x0C | PIO Interrupt Configure Register 3              |
| Pn_INT_CTL    | 0x200+n*0x20+0x10 | PIO Interrupt Control Register                  |
| Pn_INT_STA    | 0x200+n*0x20+0x14 | PIO Interrupt Status Register                   |
| Pn_INT_DEB    | 0x200+n*0x20+0x18 | PIO Interrupt Debounce Register                 |

### 3.20.3 Port Register Description

#### PB Configure Register 0

| Offset: 0x24 |            |         | Register Name: PB_CFG0<br>Default Value: 0x7777_7777  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 0x7     | PB7_SELECT<br>000: Input<br>010: PCMO_DIN<br>100: PB_EINT7<br>110: Reserved<br>001: Output<br>011: AIF2_DIN<br>101: Reserved<br>111: IO Disable   |
| 27           | /          | /       | /   |
| 26:24        | R/W        | 0x7     | PB6_SELECT<br>000: Input<br>010: PCMO_DOUT<br>100: PB_EINT6<br>110: Reserved<br>001: Output<br>011: AIF2_DOUT<br>101: Reserved<br>111: IO Disable |
| 23           | /          | /       | /   |
| 22:20        | R/W        | 0x7     | PB5_SELECT<br>000: Input<br>010: PCMO_BCLK<br>100: PB_EINT5<br>110: Reserved<br>001: Output<br>011: AIF2_BCLK<br>101: Reserved<br>111: IO Disable |
| 19           | /          | /       | /   |
| 18:16        | R/W        | 0x7     | PB4_SELECT<br>000: Input<br>010: PCMO_SYNC<br>100: PB_EINT4<br>110: Reserved<br>001: Output<br>011: AIF2_SYNC<br>101: Reserved<br>111: IO Disable |
| 15           | /          | /       | /   |
| 14:12        | R/W        | 0x7     | PB3_SELECT<br>000: Input<br>010: UART2_CTS<br>100: PB_EINT3<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 11           | /          | /       | /   |
| 10:8         | R/W        | 0x7     | PB2_SELECT<br>000: Input<br>010: UART2_RTS<br>100: PB_EINT2<br>001: Output<br>011: Reserved<br>101: Reserved                                      |

|     |     |     |               |                 |
|-----|-----|-----|---------------|-----------------|
|     |     |     | 110: Reserved | 111: IO Disable |
| 7   | /   | /   | /             |                 |
|     |     |     | PB1_SELECT    |                 |
|     |     |     | 000: Input    | 001: Output     |
|     |     |     | 010: UART2_RX | 011: UART0_RX   |
|     |     |     | 100: PB_EINT1 | 101: Reserved   |
| 6:4 | R/W | 0x7 | 110: Reserved | 111: IO Disable |
| 3   | /   | /   | /             |                 |
|     |     |     | PB0_SELECT    |                 |
|     |     |     | 000: Input    | 001: Output     |
|     |     |     | 010: UART2_TX | 011: UART0_TX   |
|     |     |     | 100: PB_EINT0 | 101: Reserved   |
| 2:0 | R/W | 0x7 | 110: Reserved | 111: IO Disable |

## PB Configure Register 1

| Offset: 0x28 |            |         | Register Name: PB_CFG1     |
|--------------|------------|---------|----------------------------|
|              |            |         | Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description                |
| 31:0         | /          | /       | /                          |

## PB Configure Register 2

| Offset: 0x2C |            |         | Register Name: PB_CFG2     |
|--------------|------------|---------|----------------------------|
|              |            |         | Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description                |
| 31:0         | /          | /       | /                          |

## PB Configure Register 3

| Offset: 0x30 |            |         | Register Name: PB_CFG3     |
|--------------|------------|---------|----------------------------|
|              |            |         | Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description                |
| 31:0         | /          | /       | /                          |

## PB Data Register

| Offset: 0x34 |            |         | Register Name: PB_DAT   |
|--------------|------------|---------|---|
|              |            |         | Default Value: 0x0000_0000  |
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7:0          | R/W        | 0       | PB_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the |

|  |  |  |  |
|--|--|--|--|
|  |  |  | same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |
|--|--|--|--|

## PB Multi-Driving Register 0

| Offset: 0x38         |            |         | Register Name: PB_DRV0<br>Default Value: 0x0000_5555   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:16                | /          | /       | Reserved   |
| [2i+1:2i]<br>(i=0~7) | R/W        | 0x1     | PB_DRV<br>PB[n] Multi-Driving Select (n = 0~7)<br>00: Level 0                          01: Level 1<br>10: Level 2                            11: Level 3 |

## PB Multi-Driving Register 1

| Offset: 0x3C |            |         | Register Name: PB_DRV1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PB Pull Register 0

| Offset: 0x40         |            |         | Register Name: PB_PULL0<br>Default Value: 0x0000_0000  |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:16                | /          | /       | Reserved   |
| [2i+1:2i]<br>(i=0~7) | R/W        | 0x0     | PB_PULL<br>PB[n] Pull-up/down Select (n = 0~7)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                        11: Reserved |

## PB Pull Register 1

| Offset: 0x44 |            |         | Register Name: PB_PULL1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | /          | /       | /   |

## PC Configure Register 0

|              |  |  |  |
|--------------|--|--|--|
| Offset: 0x48 |  |  | Register Name: PC_CFG0<br>Default Value: 0x7777_7777 |
|--------------|--|--|--|

| Bit   | Read/Write | Default | Description  |
|-------|------------|---------|--|
| 31    | /          | /       | /  |
|       |            |         | PC7_SELECT<br>000: Input 001: Output<br>010: NAND_RB1 011: Reserved<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable  |
| 30:28 | R/W        | 0x7     |  |
| 27    | /          | /       | /  |
|       |            |         | PC6_SELECT<br>000: Input 001: Output<br>010: NAND_RB0 011: SDC2_CMD<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable  |
| 26:24 | R/W        | 0x7     |  |
| 23    | /          | /       | /  |
|       |            |         | PC5_SELECT<br>000: Input 001: Output<br>010: NAND_RE 011: SDC2_CLK<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable   |
| 22:20 | R/W        | 0x7     |  |
| 19    | /          | /       | /  |
|       |            |         | PC4_SELECT<br>000: Input 001: Output<br>010: NAND_CE0 011: Reserved<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable  |
| 18:16 | R/W        | 0x7     |  |
| 15    | /          | /       | /  |
|       |            |         | PC3_SELECT<br>000: Input 001: Output<br>010: NAND_CE1 011: SPI0_CS<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable   |
| 14:12 | R/W        | 0x7     |  |
| 11    | /          | /       | /  |
|       |            |         | PC2_SELECT<br>000: Input 001: Output<br>010: NAND_CLE 011: SPI0_CLK<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable  |
| 10:8  | R/W        | 0x7     |  |
| 7     | /          | /       | /  |
|       |            |         | PC1_SELECT<br>000: Input 001: Output<br>010: NAND_ALE 011: SPI0_MISO<br>100: Reserved 101: Reserved<br>110: Reserved 111: IO Disable |
| 6:4   | R/W        | 0x7     |  |
| 3     | /          | /       | /  |

|     |     |     |  |   |
|-----|-----|-----|--|---|
|     |     |     | PC0_SELECT<br>000: Input<br>010: NAND_WE<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SPI0_MOSI<br>101: Reserved<br>111: IO Disable |
| 2:0 | R/W | 0x7 |  |   |

## PC Configure Register 1

| Offset: 0x4C |            |         | Register Name: PC_CFG1<br>Default Value: 0x7777_7777                         |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31           | /          | /       | /  |   |
| 30:28        | R/W        | 0x7     | PC15_SELECT<br>000: Input<br>010: NAND_DQ7<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D7<br>101: Reserved<br>111: IO Disable |
| 27           | /          | /       | /  |   |
| 26:24        | R/W        | 0x7     | PC14_SELECT<br>000: Input<br>010: NAND_DQ6<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D6<br>101: Reserved<br>111: IO Disable |
| 23           | /          | /       | /  |   |
| 22:20        | R/W        | 0x7     | PC13_SELECT<br>000: Input<br>010: NAND_DQ5<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D5<br>101: Reserved<br>111: IO Disable |
| 19           | /          | /       | /  |   |
| 18:16        | R/W        | 0x7     | PC12_SELECT<br>000: Input<br>010: NAND_DQ4<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D4<br>101: Reserved<br>111: IO Disable |
| 15           | /          | /       | /  |   |
| 14:12        | R/W        | 0x7     | PC11_SELECT<br>000: Input<br>010: NAND_DQ3<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D3<br>101: Reserved<br>111: IO Disable |
| 11           | /          | /       | /  |   |
| 10:8         | R/W        | 0x7     | PC10_SELECT<br>000: Input  | 001: Output   |

|     |     |     |   |   |
|-----|-----|-----|---|---|
|     |     |     | 010: NAND_DQ2<br>100: Reserved<br>110: Reserved                             | 011: SDC2_D2<br>101: Reserved<br>111: IO Disable                |
| 7   | /   | /   | /   |   |
|     |     |     | PC9_SELECT<br>000: Input<br>010: NAND_DQ1<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D1<br>101: Reserved<br>111: IO Disable |
| 6:4 | R/W | 0x7 |   |   |
| 3   | /   | /   | /   |   |
|     |     |     | PC8_SELECT<br>000: Input<br>010: NAND_DQ0<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D0<br>101: Reserved<br>111: IO Disable |
| 2:0 | R/W | 0x7 |   |   |

## PC Configure Register 2

| Offset: 0x50 |            |         | Register Name: PC_CFG2<br>Default Value: 0x0000_0777                         |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:11        | /          | /       | /  |
| 10:8         | R/W        | 0x7     | /  |
| 7            | /          | /       | /  |
| 6:4          | R/W        | 0x7     | /  |
| 3            | /          | /       | /  |
|              |            |         | PC16_SELECT<br>000: Input<br>010: NAND_DQS<br>100: Reserved<br>110: Reserved |
| 2:0          | R/W        | 0x7     | 001: Output<br>011: SDC2_RST<br>101: Reserved<br>111: IO Disable             |

## PC Configure Register 3

| Offset: 0x54 |            |         | Register Name: PC_CFG3<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PC Data Register

| Offset: 0x58 |            |         | Register Name: PC_DAT<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |

|       |     |   |  |
|-------|-----|---|--|
| 31:19 | /   | / | /  |
| 18:0  | R/W | 0 | <p><b>PC_DAT</b><br/>           If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</p> |

## PC Multi-Driving Register 0

| Offset: 0x5C          |            |         | Register Name: PC_DRV0<br>Default Value: 0x5555_5555  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | <p><b>PC_DRV</b><br/>           PC[n] Multi-Driving_SELECT (n = 0~15)<br/>           00: Level 0                            01: Level 1<br/>           10: Level 2                            11: Level 3</p> |

## PC Multi-Driving Register 1

| Offset: 0x60         |            |         | Register Name: PC_DRV1<br>Default Value: 0x0000_0015   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:6                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~2) | R/W        | 0x1     | <p><b>PC_DRV</b><br/>           PC[n] Multi-Driving Select (n = 16~18)<br/>           00: Level 0                            01: Level 1<br/>           10: Level 2                            11: Level 3</p> |

## PC Pull Register 0

| Offset: 0x64          |            |                | Register Name: PC_PULL0<br>Default Value: 0x0000_5140   |
|-----------------------|------------|----------------|---|
| Bit                   | Read/Write | Default        | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x00005<br>140 | <p><b>PC_PULL</b><br/>           PC[n] Pull-up/down Select (n = 0~15)<br/>           00: Pull-up/down disable    01: Pull-up<br/>           10: Pull-down                    11: Reserved</p> |

## PC Pull Register 1

| Offset: 0x68 |            |         | Register Name: PC_PULL1<br>Default Value: 0x0000_0014 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |

|                      |     |                |  |
|----------------------|-----|----------------|--|
| 31:6                 | /   | /              | /  |
| [2i+1:2i]<br>(i=0~2) | R/W | 0x00000<br>014 | PC_PULL<br>PC[n] Pull-up/down Select (n = 16~18)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                11: Reserved |

## PD Configure Register 0

| Offset: 0x6C |            |         | Register Name: PD_CFG0<br>Default Value: 0x7777_7777   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31           | /          | /       | /  |
| 30:28        | R/W        | 0x7     | PD7_SELECT<br>000: Input                          001: Output<br>010: LCD_D7                        011: SDC1_D3<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: IO Disable |
| 27           | /          | /       | Reserved   |
| 26:24        | R/W        | 0x7     | PD6_SELECT<br>000: Input                          001: Output<br>010: LCD_D6                        011: SDC1_D2<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: IO Disable |
| 23           | /          | /       | /  |
| 22:20        | R/W        | 0x7     | PD5_SELECT<br>000: Input                          001: Output<br>010: LCD_D5                        011: SDC1_D1<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: IO Disable |
| 19           | /          | /       | /  |
| 18:16        | R/W        | 0x7     | PD4_SELECT<br>000: Input                          001: Output<br>010: LCD_D4                        011: SDC1_D0<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: IO Disable |
| 15           | /          | /       | /  |
| 14:12        | R/W        | 0x7     | PD3_SELECT<br>000: Input                          001: Output<br>010: LCD_D3                        011: SD1_CMD<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: IO Disable |
| 11           | /          | /       | /  |
| 10:8         | R/W        | 0x7     | PD2_SELECT<br>000: Input                          001: Output  |

|     |     |     |   |   |
|-----|-----|-----|---|---|
|     |     |     | 010: LCD_D2<br>100: Reserved<br>110: Reserved | 011: SDC1_CLK<br>101: Reserved<br>111: IO Disable |
| 7   | /   | /   | /   |   |
| 6:4 | R/W | 0x7 | /   |   |
| 3   | /   | /   | /   |   |
| 2:0 | R/W | 0x7 | /   |   |

## PD Configure Register 1

| Offset: 0x70 |            |         | Register Name: PD_CFG1<br>Default Value: 0x7777_7777                        |   |
|--------------|------------|---------|---|---|
| Bit          | Read/Write | Default | Description   |   |
| 31           | /          | /       | /   |   |
| 30:28        | R/W        | 0x7     | PD15_SELECT<br>000: Input<br>010: LCD_D15<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 27           | /          | /       | /   |   |
| 26:24        | R/W        | 0x7     | PD14_SELECT<br>000: Input<br>010: LCD_D14<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 23           | /          | /       | /   |   |
| 22:20        | R/W        | 0x7     | PD13_SELECT<br>000: Input<br>010: LCD_D13<br>100: Reserved<br>110: Reserved | 001: Output<br>011: UART1_CTS<br>101: Reserved<br>111: IO Disable |
| 19           | /          | /       | /   |   |
| 18:16        | R/W        | 0x7     | PD12_SELECT<br>000: Input<br>010: LCD_D12<br>100: Reserved<br>110: Reserved | 001: Output<br>011: UART1_RTS<br>101: Reserved<br>111: IO Disable |
| 15           | /          | /       | /   |   |
| 14:12        | R/W        | 0x7     | PD11_SELECT<br>000: Input<br>010: LCD_D11<br>100: Reserved<br>110: Reserved | 001: Output<br>011: UART1_RX<br>101: Reserved<br>111: IO Disable  |
| 11           | /          | /       | /   |   |

|      |     |     |               |                 |
|------|-----|-----|---------------|-----------------|
|      |     |     | PD10_SELECT   |                 |
| 10:8 | R/W | 0x7 | 000: Input    | 001: Output     |
|      |     |     | 010: LCD_D10  | 011: UART1_TX   |
|      |     |     | 100: Reserved | 101: Reserved   |
|      |     |     | 110: Reserved | 111: IO Disable |
| 7    | /   | /   | /             |                 |
| 6:4  | R/W | 0x7 | /             |                 |
| 3    | /   | /   | /             |                 |
| 2:0  | R/W | 0x7 | /             |                 |

## PD Configure Register 2

| Offset: 0x74 |            |         | Register Name: PD_CFG2<br>Default Value: 0x7777_7777                        |  |
|--------------|------------|---------|---|--|
| Bit          | Read/Write | Default | Description   |  |
| 31           | /          | /       | /   |  |
| 30:28        | R/W        | 0x7     | PD23_SELECT<br>000: Input<br>010: LCD_D23<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS_VN2<br>101: Reserved<br>111: IO Disable |
| 27           | /          | /       | /   |  |
| 26:24        | R/W        | 0x7     | PD22_SELECT<br>000: Input<br>010: LCD_D22<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS_VP2<br>101: Reserved<br>111: IO Disable |
| 23           | /          | /       | /   |  |
| 22:20        | R/W        | 0x7     | PD21_SELECT<br>000: Input<br>010: LCD_D21<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS_VN1<br>101: Reserved<br>111: IO Disable |
| 19           | /          | /       | /   |  |
| 18:16        | R/W        | 0x7     | PD20_SELECT<br>000: Input<br>010: LCD_D20<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS_VP1<br>101: Reserved<br>111: IO Disable |
| 15           | /          | /       | /   |  |
| 14:12        | R/W        | 0x7     | PD19_SELECT<br>000: Input<br>010: LCD_D19<br>100: Reserved                  | 001: Output<br>011: LVDS_VN0<br>101: Reserved                    |

|      |     |     |               |                 |
|------|-----|-----|---------------|-----------------|
|      |     |     | 110: Reserved | 111: IO Disable |
| 11   | /   | /   | /             |                 |
|      |     |     | PD18_SELECT   |                 |
|      |     |     | 000: Input    | 001: Output     |
|      |     |     | 010: LCD_D18  | 011: LVDS_VPO   |
|      |     |     | 100: Reserved | 101: Reserved   |
| 10:8 | R/W | 0x7 | 110: Reserved | 111: IO Disable |
| 7    | /   | /   | /             |                 |
| 6:4  | R/W | 0x7 | /             |                 |
| 3    | /   | /   | /             |                 |
| 2:0  | R/W | 0x7 | /             |                 |

## PD Configure Register 3

| Offset: 0x78 |            |         | Register Name: PD_CFG3<br>Default Value: 0x0000_7777 |                 |
|--------------|------------|---------|--|-----------------|
| Bit          | Read/Write | Default | Description  |                 |
| 31:16        | /          | /       | PD27_SELECT  |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: LCD_VSYNC                                       | 011: LVDS_VN3   |
|              |            |         | 100: Reserved  | 101: Reserved   |
| 14:12        | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |
| 11           | /          | /       | Reserved   |                 |
|              |            |         | PD26_SELECT  |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: LCD_HSYNC                                       | 011: LVDS_VP3   |
|              |            |         | 100: Reserved  | 101: Reserved   |
| 10:8         | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |
| 7            | /          | /       | /  |                 |
|              |            |         | PD25_SELECT  |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: LCD_DE  | 011: LVDS_VNC   |
|              |            |         | 100: Reserved  | 101: Reserved   |
| 6:4          | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |
| 3            | /          | /       | /  |                 |
|              |            |         | PD24_SELECT  |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: LCD_CLK   | 011: LVDS_VPC   |
|              |            |         | 100: Reserved  | 101: Reserved   |
| 2:0          | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |

## PD Data Register

| Offset: 0x7C |            |         | Register Name: PD_DAT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:28        | /          | /       | /   |
| 27:0         | R/W        | 0       | <b>PD_DAT</b><br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

## PD Multi-Driving Register 0

| Offset: 0x80          |            |         | Register Name: PD_DRV0<br>Default Value: 0x5555_5555   |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | <b>PD_DRV</b><br>PD[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                            01: Level 1<br>10: Level 2                            11: Level 3 |

## PD Multi-Driving Register 1

| Offset: 0x84          |            |         | Register Name: PD_DRV1<br>Default Value: 0x0055_5555  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:24                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x1     | <b>PD_DRV</b><br>PD[n] Multi-Driving Select (n = 16~27)<br>00: Level 0                            01: Level 1<br>10: Level 2                            11: Level 3 |

## PD Pull Register 0

| Offset: 0x88          |            |         | Register Name: PD_PULL0<br>Default Value: 0x0000_0000  |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | <b>PD_PULL</b><br>PD[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

## PD Pull Register 1

| Offset: 0x8C          |            |         | Register Name: PD_PULL1<br>Default Value: 0x0000_0000   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:24                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x0     | PD_PULL<br>PD[n] Pull-up/down Select (n = 16~27)<br>00: Pull-up/down disable    01: Pull-up enable<br>10: Pull-down                11: Reserved |

## PE Configure Register 0

| Offset: 0x90 |            |         | Register Name: PE_CFG0<br>Default Value: 0x7777_7777  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 0x7     | PE7_SELECT<br>000: Input                    001: Output<br>010: CSI_D3                011: Reserved<br>100: Reserved              101: Reserved<br>110: Reserved              111: IO Disable |
| 27           | /          | /       | /   |
| 26:24        | R/W        | 0x7     | PE6_SELECT<br>000: Input                    001: Output<br>010: CSI_D2                011: Reserved<br>100: Reserved              101: Reserved<br>110: Reserved              111: IO Disable |
| 23           | /          | /       | /   |
| 22:20        | R/W        | 0x7     | PE5_SELECT<br>000: Input                    001: Output<br>010: CSI_D1                011: Reserved<br>100: Reserved              101: Reserved<br>110: Reserved              111: IO Disable |
| 19           | /          | /       | /   |
| 18:16        | R/W        | 0x7     | PE4_SELECT<br>000: Input                    001: Output<br>010: CSI_D0                011: Reserved<br>100: Reserved              101: Reserved<br>110: Reserved              111: IO Disable |
| 15           | /          | /       | /   |
| 14:12        | R/W        | 0x7     | PE3_SELECT<br>000: Input                    001: Output<br>010: CSI_VSYNC            011: Reserved  |

|      |     |     |  |  |
|------|-----|-----|--|--|
|      |     |     | 100: Reserved<br>110: Reserved   | 101: Reserved<br>111: IO Disable                                 |
| 11   | /   | /   | /  |  |
| 10:8 | R/W | 0x7 | PE2_SELECT<br>000: Input<br>010: CSI_HSYNC<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 7    | /   | /   | /  |  |
| 6:4  | R/W | 0x7 | PE1_SELECT<br>000: Input<br>010: CSI_MCLK<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 3    | /   | /   | /  |  |
| 2:0  | R/W | 0x7 | PE0_SELECT<br>000: Input<br>010: CSI_PCLK<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |

## PE Configure Register 1

| Offset: 0x94 |            |         | Register Name: PE_CFG1<br>Default Value: 0x7777_7777                         |  |
|--------------|------------|---------|--|--|
| Bit          | Read/Write | Default | Description  |  |
| 31           | /          | /       | /  |  |
| 30:28        | R/W        | 0x7     | PE15_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 27           | /          | /       | /  |  |
| 26:24        | R/W        | 0x7     | PE14_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 23           | /          | /       | /  |  |
| 22:20        | R/W        | 0x7     | PE13_SELECT<br>000: Input<br>010: CSI_SDA<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: TWI2_SDA<br>101: Reserved<br>111: IO Disable |

|       |     |     |   |  |
|-------|-----|-----|---|--|
| 19    | /   | /   | /   |  |
| 18:16 | R/W | 0x7 | PE12_SELECT<br>000: Input<br>010: CSI_SCK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: TWI2_SCK<br>101: Reserved<br>111: IO Disable |
| 15    | /   | /   | /   |  |
| 14:12 | R/W | 0x7 | PE11_SELECT<br>000: Input<br>010: CSI_D7<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 11    | /   | /   | /   |  |
| 10:8  | R/W | 0x7 | PE10_SELECT<br>000: Input<br>010: CSI_D6<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 7     | /   | /   | /   |  |
| 6:4   | R/W | 0x7 | PE9_SELECT<br>000: Input<br>010: CSI_D5<br>100: Reserved<br>110: Reserved   | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 3     | /   | /   | /   |  |
| 2:0   | R/W | 0x7 | PE8_SELECT<br>000: Input<br>010: CSI_D4<br>100: Reserved<br>110: Reserved   | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |

## PE Configure Register 2

| Offset: 0x98 |            |         | Register Name: PE_CFG2<br>Default Value: 0x0000_0077                         |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:7         | /          | /       | /  |
| 6:4          | R/W        | 0x7     | PE17_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved |
| 3            | /          | /       | /  |
| 2:0          | R/W        | 0x7     | PE16_SELECT  |

|  |  |  |               |                 |
|--|--|--|---------------|-----------------|
|  |  |  | 000: Input    | 001: Output     |
|  |  |  | 010: Reserved | 011: Reserved   |
|  |  |  | 100: Reserved | 101: Reserved   |
|  |  |  | 110: Reserved | 111: IO Disable |

## PE Configure Register 3

| Offset: 0x9C               |            |         | Register Name: PE_CFG2 |
|----------------------------|------------|---------|------------------------|
| Default Value: 0x0000_0000 |            |         |                        |
| Bit                        | Read/Write | Default | Description            |
| 31:0                       | /          | /       | /                      |

## PE Data Register

| Offset: 0xA0               |            |         | Register Name: PE_DAT   |
|----------------------------|------------|---------|---|
| Default Value: 0x0000_0000 |            |         |   |
| Bit                        | Read/Write | Default | Description   |
| 31:18                      | /          | /       | /   |
| 17:0                       | R/W        | 0       | <b>PE_DAT</b><br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

## PE Multi-Driving Register 0

| Offset: 0xA4               |            |         | Register Name: PE_DRV0   |
|----------------------------|------------|---------|--|
| Default Value: 0x5555_5555 |            |         |  |
| Bit                        | Read/Write | Default | Description  |
| [2i+1:2i]<br>(i=0~15)      | R/W        | 0x1     | <b>PE_DRV</b><br>PE[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                            01: Level 1<br>10: Level 2                            11: Level 3 |

## PE Multi-Driving Register 1

| Offset: 0xA8               |            |         | Register Name: PE_DRV1  |
|----------------------------|------------|---------|---|
| Default Value: 0x0000_0005 |            |         |   |
| Bit                        | Read/Write | Default | Description   |
| 31:4                       | /          | /       | /   |
| [2i+1:2i]<br>(i=0~1)       | R/W        | 0x1     | <b>PE_DRV</b><br>PE[n] Multi-Driving Select (n = 16~17)<br>00: Level 0                            01: Level 1 |

|  |  |  |             |             |
|--|--|--|-------------|-------------|
|  |  |  | 10: Level 2 | 11: Level 3 |
|--|--|--|-------------|-------------|

## PE Pull Register 0

| Offset: 0xAC          |            |         | Register Name: PE_PULL0<br>Default Value: 0x0000_0000   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PE_PULL<br>PE[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                11: Reserved |

## PE Pull Register 1

| Offset: 0xB0 |            |         | Register Name: PE_PULL1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:4         | /          | /       | /   |

|                      |            |         | PE_PULL<br>PE[n] Pull-up/down Select (n = 16~17)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                11: Reserved |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| [2i+1:2i]<br>(i=0~1) | R/W        | 0x0     |  |

## PF Configure Register 0

| Offset: 0xB4 |            |         | Register Name: PF_CFG0<br>Default Value: 0x0037_3733   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:23        | /          | /       | /  |
| 22:20        | R/W        | 0x3     | PF5_SELECT<br>000: Input                          001: Output<br>010: SDC0_D2                      011: JTAG_CK1<br>100: Reserved                     101: Reserved<br>110: Reserved                     111: IO Disable |
| 19           | /          | /       | /  |
| 18:16        | R/W        | 0x7     | PF4_SELECT<br>000: Input                          001: Output<br>010: SDC0_D3                      011: UART0_RX<br>100: Reserved                     101: Reserved<br>110: Reserved                     111: IO Disable |
| 15           | /          | /       | /  |
| 14:12        | R/W        | 0x3     | PF3_SELECT<br>000: Input                          001: Output<br>010: SDC0_CMD                     011: JTAG_DO1   |

|      |     |     |   |  |
|------|-----|-----|---|--|
|      |     |     | 100: Reserved<br>110: Reserved  | 101: Reserved<br>111: IO Disable                                 |
| 11   | /   | /   | /   |  |
| 10:8 | R/W | 0x7 | PF2_SELECT<br>000: Input<br>010: SDC0_CLK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: UART0_TX<br>101: Reserved<br>111: IO Disable |
| 7    | /   | /   | /   |  |
| 6:4  | R/W | 0x3 | PF1_SELECT<br>000: Input<br>010: SDC0_D0<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: JTAG_DI1<br>101: Reserved<br>111: IO Disable |
| 3    | /   | /   | /   |  |
| 2:0  | R/W | 0x3 | PF0_SELECT<br>000: Input<br>010: SDC0_D1<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: JTAG_MS1<br>101: Reserved<br>111: IO Disable |

## PF Configure Register 1

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xB8 |            |         | Register Name: PF_CFG1<br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PF Configure Register 2

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xBC |            |         | Register Name: PF_CFG2<br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PF Configure Register 3

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xC0 |            |         | Register Name: PF_CFG3<br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PF Data Register

| Offset: 0xC4 |            |         | Register Name: PF_DAT<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:6         | /          | /       | /  |
| 5:0          | R/W        | 0       | PF_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

## PF Multi-Driving Register 0

| Offset: 0xC8         |            |         | Register Name: PF_DRV0<br>Default Value: 0x0000_0555   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:12                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x1     | PF_DRV<br>PF[n] Multi-Driving Select (n = 0~5)<br>00: Level 0                    01: Level 1<br>10: Level 2                    11: Level 3 |

## PF Multi-Driving Register 1

| Offset: 0xCC |            |         | Register Name: PF_DRV1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PF Pull Register 0

| Offset: 0xD0         |            |         | Register Name: PF_PULL0<br>Default Value: 0x0000_0000  |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:12                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x0     | PF_PULL<br>PF[n] Pull-up/down Select (n = 0~5)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                11: Reserved |

## PF Pull Register 1

| Offset: 0xD4 |            |         | Register Name: PF_PULL1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | /          | /       | /   |

## PG Configure Register 0

| Offset: 0xD8 |            |         | Register Name: PG_CFG0<br>Default Value: 0x7777_7777  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 0x7     | PG7_SELECT<br>000: Input<br>010: UART1_RX<br>100: PG_EINT7<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 27           | /          | /       | /   |
| 26:24        | R/W        | 0x7     | PG6_SELECT<br>000: Input<br>010: UART1_TX<br>100: PG_EINT6<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 23           | /          | /       | /   |
| 22:20        | R/W        | 0x7     | PG5_SELECT<br>000: Input<br>010: SDC1_D3<br>100: PG_EINT5<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 19           | /          | /       | /   |
| 18:16        | R/W        | 0x7     | PG4_SELECT<br>000: Input<br>010: SDC1_D2<br>100: PG_EINT4<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 15           | /          | /       | /   |
| 14:12        | R/W        | 0x7     | PG3_SELECT<br>000: Input<br>010: SDC1_D1<br>100: PG_EINT3<br>110: Reserved<br>001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable  |
| 11           | /          | /       | /   |
| 10:8         | R/W        | 0x7     | PG2_SELECT  |

|     |     |     |   |  |
|-----|-----|-----|---|--|
|     |     |     | 000: Input<br>010: SDC1_D0<br>100: PG_EINT2<br>110: Reserved                | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 7   | /   | /   | /   |  |
| 6:4 | R/W | 0x7 | PG1_SELECT<br>000: Input<br>010: SDC1_CMD<br>100: PG_EINT1<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 3   | /   | /   | /   |  |
| 2:0 | R/W | 0x7 | PG0_SELECT<br>000: Input<br>010: SDC1_CLK<br>100: PG_EINT0<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |

## PG Configure Register 1

| Offset: 0xDC |            |         | Register Name: PG_CFG1<br>Default Value: 0x0077_7777                           |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:23        | /          | /       | /  |
| 22:20        | R/W        | 0x7     | PG13_SELECT<br>000: Input<br>010: PCM1_DIN<br>100: PG_EINT13<br>110: Reserved  |
| 19           | /          | /       | /  |
| 18:16        | R/W        | 0x7     | PG12_SELECT<br>000: Input<br>010: PCM1_DOUT<br>100: PG_EINT12<br>110: Reserved |
| 15           | /          | /       | /  |
| 14:12        | R/W        | 0x7     | PG11_SELECT<br>000: Input<br>010: PCM1_BCLK<br>100: PG_EINT11<br>110: Reserved |
| 11           | /          | /       | /  |
| 10:8         | R/W        | 0x7     | PG10_SELECT<br>000: Input<br>010: PCM1_SYNC                                    |

|     |     |     |  |  |
|-----|-----|-----|--|--|
|     |     |     | 100: PG_EINT10<br>110: Reserved  | 101: Reserved<br>111: IO Disable                                 |
| 7   | /   | /   | /  |  |
| 6:4 | R/W | 0x7 | PG9_SELECT<br>000: Input<br>010: UART1_CTS<br>100: PG_EINT9<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 3   | /   | /   | /  |  |
| 2:0 | R/W | 0x7 | PG8_SELECT<br>000: Input<br>010: UART1_RTS<br>100: PG_EINT8<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |

## PG Configure Register 2

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xE0 |            |         | Register Name: PG_CFG2<br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PG Configure Register 3

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xE4 |            |         | Register Name: PG_CFG3<br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PG Data Register

|              |            |         |  |
|--------------|------------|---------|--|
| Offset: 0xE8 |            |         | Register Name: PG_DAT<br>Default Value: 0x0000_0000  |
| Bit          | Read/Write | Default | Description  |
| 31:14        | /          | /       | /  |
| 13:0         | R/W        | 0       | PG_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

## PG Multi-Driving Register 0

| Offset: 0xEC          |            |         | Register Name: PG_DRV0<br>Default Value: 0x0555_5555  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:28                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~13) | R/W        | 0x1     | PG_DRV<br>PG[n] Multi-Driving Select (n = 0~13)<br>00: Level 0                          01: Level 1<br>10: Level 2                            11: Level 3 |

## PG Multi-Driving Register 1

| Offset: 0xF0 |            |         | Register Name: PG_DRV1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

## PG Pull Register 0

| Offset: 0xF4          |            |         | Register Name: PG_PULL0<br>Default Value: 0x0000_0000   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:28                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~13) | R/W        | 0x0     | PG_PULL<br>PG[n] Pull-up/down Select (n = 0~13)<br>00: Pull-up/down disable      01: Pull-up<br>10: Pull-down                        11: Reserved |

## PG Pull Register 1

| Offset: 0xF8 |            |         | Register Name: PG_PULL1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | /          | /       | /   |

## PH Configure Register 0

| Offset: 0xFC |            |         | Register Name: PH_CFG0<br>Default Value: 0x7777_7777            |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 0x7     | PH7_SELECT<br>000: Input                            001: Output |

|       |     |     |   |  |
|-------|-----|-----|---|--|
|       |     |     | 010: SPI0_CLK<br>100: Reserved<br>110: Reserved                             | 011: UART3_RX<br>101: Reserved<br>111: IO Disable                |
| 27    | /   | /   | /   |  |
| 26:24 | R/W | 0x7 | PH6_SELECT<br>000: Input<br>010: SPI0_CS<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: UART3_TX<br>101: Reserved<br>111: IO Disable |
| 23    | /   | /   | /   |  |
| 22:20 | R/W | 0x7 | PH5_SELECT<br>000: Input<br>010: TWI1_SDA<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 19    | /   | /   | /   |  |
| 18:16 | R/W | 0x7 | PH4_SELECT<br>000: Input<br>010: TWI1_SCK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 15    | /   | /   | /   |  |
| 14:12 | R/W | 0x7 | PH3_SELECT<br>000: Input<br>010: TWI0_SDA<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 11    | /   | /   | /   |  |
| 10:8  | R/W | 0x7 | PH2_SELECT<br>000: Input<br>010: TWI0_SCK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 7     | /   | /   | /   |  |
| 6:4   | R/W | 0x7 | PH1_SELECT<br>000: Input<br>010: PWM1<br>100: Reserved<br>110: Reserved     | 001: Output<br>011: Reserved<br>101: Reserved<br>111: IO Disable |
| 3     | /   | /   | /   |  |
| 2:0   | R/W | 0x7 | PH0_SELECT<br>000: Input<br>010: PWM0<br>100: Reserved                      | 001: Output<br>011: Reserved<br>101: Reserved                    |

|  |  |  |               |                 |
|--|--|--|---------------|-----------------|
|  |  |  | 110: Reserved | 111: IO Disable |
|--|--|--|---------------|-----------------|

## PH Configure Register 1

| Offset: 0x100 |            |         | Register Name: PH_CFG1<br>Default Value: 0x0000_0077 |                 |
|---------------|------------|---------|--|-----------------|
| Bit           | Read/Write | Default | Description  |                 |
| 31:7          | /          | /       | /  |                 |
|               |            |         | PH9_SELECT   |                 |
|               |            |         | 000: Input   | 001: Output     |
|               |            |         | 010: SPI0_MISO                                       | 011: UART3_CTS  |
|               |            |         | 100: Reserved  | 101: Reserved   |
| 6:4           | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |
| 3             | /          | /       | /  |                 |
|               |            |         | PH8_SELECT   |                 |
|               |            |         | 000: Input   | 001: Output     |
|               |            |         | 010: SPI0_MOSI                                       | 011: UART3_RTS  |
|               |            |         | 100: Reserved  | 101: Reserved   |
| 2:0           | R/W        | 0x7     | 110: Reserved  | 111: IO Disable |

## PH Configure Register 2

| Offset: 0x104 |            |         | Register Name: PH_CFG2<br>Default Value: 0x0000_0000 |  |
|---------------|------------|---------|--|--|
| Bit           | Read/Write | Default | Description  |  |
| 31:0          | /          | /       | /  |  |

## PH Configure Register 3

| Offset: 0x108 |            |         | Register Name: PH_CFG3<br>Default Value: 0x0000_0000 |  |
|---------------|------------|---------|--|--|
| Bit           | Read/Write | Default | Description  |  |
| 31:0          | /          | /       | /  |  |

## PH Data Register

| Offset: 0x10C |            |         | Register Name: PH_DAT<br>Default Value: 0x0000_0000 |  |
|---------------|------------|---------|---|--|
| Bit           | Read/Write | Default | Description   |  |
| 31:10         | /          | /       | /   |  |
| 9:0           | R/W        | 0       | PH_DAT  | If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value |

|  |  |   |
|--|--|---|
|  |  | setup by software. If the port is configured as functional pin, the undefined value will be read. |
|--|--|---|

## PH Multi-Driving Register 0

| Offset: 0x110        |            |         | Register Name: PH_DRV0<br>Default Value: 0x0005_5555   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:20                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~9) | R/W        | 0x1     | PH_DRV<br>PH[n] Multi-Driving Select (n = 0~9)<br>00: Level 0                    01: Level 1<br>10: Level 2                    11: Level 3 |

## PH Multi-Driving Register 1

| Offset: 0x114 |            |         | Register Name: PH_DRV1<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|--|
| Bit           | Read/Write | Default | Description  |
| 31:0          | /          | /       | /  |

## PH PULL REGister 0

| Offset: 0x118        |            |         | Register Name: PH_PULL0<br>Default Value: 0x0000_0000  |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:20                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~9) | R/W        | 0       | PH_PULL<br>PH[n] Pull-up/down Select (n = 0~9)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                11: Reserved |

## PH Pull Register 1

| Offset: 0x11C |            |         | Register Name: PH_PULL1<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PB External Interrupt Configure Register 0

| Offset: 0x220 |            |         | Register Name: PB_EINT_CFG0<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |

|                      |     |   |  |
|----------------------|-----|---|--|
| [4i+3:4i]<br>(i=0~7) | R/W | 0 | EINT_CFG<br>External INTn Mode (n = 0~7)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |
|----------------------|-----|---|--|

## PB External Interrupt Configure Register 1

| Offset: 0x224 |            |         | Register Name: PB_EINT_CFG1<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PB External Interrupt Configure Register 2

| Offset: 0x228 |            |         | Register Name: PB_EINT_CFG2<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PB External Interrupt Configure Register 3

| Offset: 0x22C |            |         | Register Name: PB_EINT_CFG3<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PB External Interrupt Control Register

| Offset: 0x230  |            |         | Register Name: PB_EINT_CTL<br>Default Value: 0x0000_0000              |
|----------------|------------|---------|---|
| Bit            | Read/Write | Default | Description   |
| 31:8           | /          | /       | /   |
| [n]<br>(n=0~7) | R/W        | 0       | EINT_CTL<br>External INTn Enable (n = 0~7)<br>0: Disable<br>1: Enable |

## PB External Interrupt Status Register

|               |                               |
|---------------|-------------------------------|
| Offset: 0x234 | Register Name: PB_EINT_STATUS |
|---------------|-------------------------------|

|                |            |         | Default Value: 0x0000_0000  |
|----------------|------------|---------|---|
| Bit            | Read/Write | Default | Description   |
| 31:8           | /          | /       | /   |
| [n]<br>(n=0~7) | R/W        | 0       | EINT_STATUS<br>External INTn Pending Bit (n = 0~7)<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

## PB External Interrupt Debounce Register

|      |            |         | Register Name: PB_EINT_DEB  |
|------|------------|---------|---|
|      |            |         | Default Value: 0x0000_0000  |
| Bit  | Read/Write | Default | Description   |
| 31:7 | /          | /       | /   |
| 6:4  | R/W        | 0       | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre-scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1  | /          | /       | /   |
| 0    | R/W        | 0       | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32Khz<br>1: HOSC 24Mhz                |

## PG External Interrupt Configure Register 0

|                      |            |         | Register Name: PG_EINT_CFG0  |
|----------------------|------------|---------|--|
|                      |            |         | Default Value: 0x0000_0000   |
| Bit                  | Read/Write | Default | Description  |
| [4i+3:4i]<br>(i=0~7) | R/W        | 0       | EINT_CFG<br>External INTn Mode (n = 0~7)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |

## PG External Interrupt Configure Register 1

|       |            |         | Register Name: PG_EINT_CFG1 |
|-------|------------|---------|-----------------------------|
|       |            |         | Default Value: 0x0000_0000  |
| Bit   | Read/Write | Default | Description                 |
| 31:24 | /          | /       | /                           |

|                      |     |   |  |
|----------------------|-----|---|--|
| [4i+3:4i]<br>(i=0~5) | R/W | 0 | ENT_CFG<br>External INTn Mode (n = 8~13)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |
|----------------------|-----|---|--|

## PG External Interrupt Configure Register 2

| Offset: 0x248 |            |         | Register Name: PG_EINT_CFG2<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PG External Interrupt Configure Register 3

| Offset: 0x24C |            |         | Register Name: PG_EINT_CFG3<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:0          | /          | /       | /   |

## PG External Interrupt Control Register

| Offset: 0x250   |            |         | Register Name: PG_EINT_CTL<br>Default Value: 0x0000_0000               |
|-----------------|------------|---------|--|
| Bit             | Read/Write | Default | Description  |
| 31:14           | /          | /       | /  |
| [n]<br>(n=0~13) | R/W        | 0       | EINT_CTL<br>External INTn Enable (n = 0~13)<br>0: Disable<br>1: Enable |

## PG External Interrupt Status Register

| Offset: 0x254   |            |         | Register Name: PG_EINT_STATUS<br>Default Value: 0x0000_0000                                |
|-----------------|------------|---------|--|
| Bit             | Read/Write | Default | Description  |
| 31:14           | /          | /       | /  |
| [n]<br>(n=0~13) | 5R/W       | 0       | EINT_STATUS<br>External INTn Pending Bit (n = 0~13)<br>0: No IRQ pending<br>1: IRQ pending |

|  |  |                    |  |
|--|--|--------------------|--|
|  |  | Write '1' to clear |  |
|--|--|--------------------|--|

## PG External Interrupt Debounce Register

| Offset: 0x258 |            |         | Register Name: PG_EINT_DEB<br>Default Value: 0x0000_0000   |
|---------------|------------|---------|--|
| Bit           | Read/Write | Default | Description  |
| 31:7          | /          | /       | /  |
| 6:4           | R/W        | 0       | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre-scale n<br>The selected clock source is prescaled by $2^n$ . |
| 3:1           | /          | /       | /  |
| 0             | R/W        | 0       | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32Khz<br>1: HOSC 24Mhz                   |

## Chapter 4

### Memory

This chapter describes the memory subsystem of A33 processor from following perspectives:

- SDRAM Controller
- NAND Flash Controller

## 4.1 SDRAM Controller

### 4.1.1 Overview

The SDRAM Controller (DRAMC) provides a simple, flexible, burst-optimized interface to all industry standard DDR3/DDR3L SDRAM.

The DRAMC automatically handles memory management, initialization, and refresh operations. It gives the host CPU a simple command interface, hiding details of the required address, page, and burst handling procedures. All memory parameters are runtime-configurable, including timing, memory setting, SDRAM type, and Extended-Mode-Register settings.

The DRAMC includes the following features:

- Support 16-bit single-channel DDR3/DDR3L SDRAM
- Support power voltage of 1.35V and 1.5V
- Support memory capacity up to 2GB
- Support 16 address lines and 3 bank address lines per channel
- Automatically generate initialization and refresh sequences
- Runtime-configurable parameters setting
- Configurable clock frequency
- Priority of transferring through multiple ports is programmable
- Support random read or write operations

## 4.2 NAND Flash Controller

### 4.2.1 Overview

The NDFC is the NAND Flash Controller which supports all NAND/MLC flash memory available in the market. New type flash can be supported by software re-configuration.

The On-the-fly error correction code (ECC) is built-in NDFC for enhancing reliability. BCH is implemented and it can detect and correct up to 64 bits error per 512 or 1024 bytes data. The on chip ECC and parity checking circuitry of NDFC frees CPU for other tasks. The ECC function can be disabled by software.

The data can be transferred by DMA or by CPU memory-mapped IO method. The NDFC provides automatic timing control for reading or writing external Flash. The NDFC maintains the proper relativity for CLE, CE# and ALE control signal lines. Three modes are supported for serial read access. The conventional serial access is mode 0 and mode 1 is for EDO type and mode 2 for extension EDO type. NDFC can monitor the status of R/B# signal line.

Block management and wear leveling management are implemented in software.

The NAND Flash Controller (NDFC) includes the following features:

- Comply to ONFI 2.3 and Toggle 1.0
- Support 64-bit ECC per 512 bytes or 1024 bytes
- 8-bit RAW NAND flash controller sharing pin with eMMC
- Support up to 2 CE and 2 RB signals
- Support SLC/MLC/TLC NAND and EF-NAND

#### 4.2.2 Block Diagram

The NAND Flash Controller (NDFC) system block diagram is shown below:




Figure4.2-1 NDFC Block Diagram

### 4.2.3 NDFC Timing Diagram

Typically, there are two kinds of serial access method. One method is conventional method which fetching data at the rise edge of NDFC\_RE# signal line. Another one is EDO type which fetching data at the next fall edge of NDFC\_RE# signal line.




Figure4.2-2 Conventional Serial Access Cycle Diagram (SAM0)




Figure4.2-3 EDO type Serial Access after Read Cycle (SAM1)




Figure4.2-4 Extending EDO type Serial Access Mode (SAM2)




Figure4.2-5 Command Latch Cycle




Figure4.2-6 Address Latch Cycle




Figure4.2-7 Write Data to Flash Cycle




Figure4.2-8 Waiting R/B# ready Diagram




Figure4.2-9 WE# high to RE# low Timing Diagram




Figure4.2-10 RE# high to WE# low Timing Diagram




Figure4.2-11 Address to Data Loading Timing Diagram

### Timing cycle list

| ID  | Parameter                     | Timing | Notes   |
|-----|-------------------------------|--------|---|
| T1  | NDFC_CLE setup time           | T      |   |
| T2  | NDFC_CLE hold time            | T      |   |
| T3  | NDFC_CE setup time            | T      |   |
| T4  | NDFC_CE hold time             | T      |   |
| T5  | NDFC_WE# pulse width          | T      |   |
| T6  | NDFC_WE# hold time            | T      |   |
| T7  | NDFC_ALE setup time           | T      |   |
| T8  | Data setup time               | T      |   |
| T9  | Data hold time                | T      |   |
| T10 | Ready to NDFC_RE# low         | 3T     |   |
| T11 | NDFC_ALE hold time            | T      |   |
| T12 | NDFC_RE# pulse width          | T      |   |
| T13 | NDFC_RE# hold time            | T      |   |
| T14 | Read cycle time               | 2T     |   |
| T15 | Write cycle time              | 2T     |   |
| T16 | NDFC_WE# high to R/B# busy    | tWB    | Specified by timing configure register(NDFC_TIMING_CFG) |
| T17 | NDFC_WE# high to NDFC_RE# low | tWHR   | Specified by timing configure register(NDFC_TIMING_CFG) |
| T18 | NDFC_RE# high to NDFC_WE# low | tRHW   | Specified by timing configure register(NDFC_TIMING_CFG) |
| T19 | Address to Data Loading time  | tADL   | Specified by timing configure register(NDFC_TIMING_CFG) |

**Note:** T is the clock period duration of NDFC\_CLK (x2).

### NDFC Operation Guide




Figure4.2-12 Page Read Command Diagram




Figure4.2-13 Page Program Diagram




Figure4.2-14 EF-NAND Page Read Diagram




Figure4.2-15 Interleave Page Read Diagram

## Chapter 5

### Display

This section describes the display subsystem from following perspectives:

- TCON
- Display Engine Front-End
- Display Engine Back-End
- MIPI DSI
- IEP (SAT, DRC, Write-back Controller)

## 5.1 Display Subsystem Block Diagram

The display subsystem of A33 processor consists of 6 sections, including DEFE, DEBE, SAT, DRC, TCON, and write-back controller. The six sections play different role in this subsystem, and cooperate with each other to meet diversified display requirements.




Figure 5.1-1 A33 Display Subsystem Block Diagram

DEFE: video scaling, color space conversion, etc

DEBE: layer blending, etc

SAT: color adjustment for better vision effect

DRC: content-based backlight control for energy efficiency

TCON: LCD driver

Write-Back Controller: capture data between display engine and TCON for Miracast application

## 5.2 TCON

This section describes the timing controller of A33 platform.

### 5.2.1 Overview

- Support LVDS interface with single link, up to 1280X800@60fps
- Support RGB interface with DE/SYNC mode, up to 1280X800@60fps
- Support serial RGB/dummy RGB/CCIR656 interface, up to 1280X800@60fps
- Support i80 interface with 18/16/9/8 bit, support TE, up to 1280X800@60fps
- Supported pixel formats: RGB888, RGB666 and RGB565
- Support dither function from RGB666/RGB565 to RGB888
- Support Gamma correction with R/G/B channel independence

### 5.2.2 Block Diagram




Figure 5.2-1 TCON Block Diagram

### 5.2.3 TCON Function Description

#### HV\_I/F (Sync+DE mode)

HV I/F is also known as Sync + DE mode, which is widely used in TFT LCD module for PMP/MP4 applications.

Its signals are defined as below:


| Main Signal | I/O Type | Description  |
|-------------|----------|--|
| Vsync       | O        | Vertical sync, indicating one new frame              |
| Hsync       | O        | Horizontal sync, indicating one new scan line        |
| DCLK        | O        | Dot clock, pixel data are synchronized by this clock |
| LDE         | O        | LCD data enable                                      |
| LCD[17:0]   | O        | 18-bit RGB/YUV output from input FIFO for panel      |

HV control signals are active low.


Following is the panel interface timing diagram:

## Panel interface timing

Vertical Timing



Odd/Even field



Even field

Figure 5.2-2 Panel Interface Timing

### CCIR output SAV/EAV sync signal

When in HV serial YUV output mode, its timing is CCIR656 /601 compatible. SAV add right before active area every line; EAV add right after active area every line.

Its logic:

$F = "0"$  for Field 1  $F = "1"$  for Field 2

$V = "1"$  during vertical blanking

$H = "0"$  at SAV  $H = "1"$  at EAV

$P3-P0 = \text{protection bits}$

$P3 = V \oplus H$

$P2 = F \oplus H$

$P1 = F \oplus V$

$$P0 = F \oplus V \oplus H$$

Where  $\oplus$  represents the exclusive-OR function

The 4 byte SAV/EAV sequences are:

|             | 8-bit Data  |    |    |    |    |    |    |    | 10-bit Data |    |
|-------------|-------------|----|----|----|----|----|----|----|-------------|----|
|             | D9<br>(MSB) | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1          | D0 |
| Preamble    | 1           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1           | 1  |
|             | 0           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0           | 0  |
|             | 0           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0           | 0  |
| Status word | 1           | F  | V  | H  | P3 | P2 | P1 | P0 | 0           | 0  |

### CPU\_I/F

CPU I/F LCD panel is the most commonly used interface for small size, low resolution LCD panels.

CPU control signals are active low.

| Main Signal | I/O Type | Description                                  |
|-------------|----------|--|
| CS          | O        | Chip select, active low                      |
| WR          | O        | Write strobe, active low                     |
| RD          | O        | Read strobe, active low                      |
| A1          | O        | Address bit, controlled by LCD_CPUI/F bit 21 |
| D[17:0]     | I/O      | Digital RGB output signal                    |

Following figure describes the relationship between basic timing and CPU timing. WR is 180 degree delay of DCLK; CS is active when pixel data are valid; RD is always set to 1; A1 are set by “LCD\_CPUI/F”.




Figure 5.2-3 Relations between Basic Timing and CPU Timing

When CPU I/F is in IDLE state, it can generate WR/RD timing by setting “LCD\_CPUI/F”. CS strobe is one DCLK width, WR/RD strobe is half DCLK width.

**LVDS\_IF**

JEDIA mode




Figure 5.2-4 Single channel: JEDIA mode

NS mode




Figure 5.2-5 Single channel: NS mode

### CMAP Module

This module is used to map color data from DE.

Every 4 input pixels as a unit and a unit is divided into 12 bytes. Output byte can select one of these 12 bytes.

Note that even line and odd line can be different, and output can be 12 bytes(4 pixels) or reduced to 6 bytes(2 pixels).




Figure 5.2-6 CMAP Module

### 5.2.4 TCON Register List

| Module Name | Base Address |
|-------------|--------------|
| TCON        | 0x01C0C000   |

| Register Name          | Offset       | Description  |
|------------------------|--------------|--|
| TCON_GCTL_REG          | 0x000        | TCON Global Control Register                             |
| TCON_GINT0_REG         | 0x004        | TCON Global Interrupt Register0                          |
| TCON_GINT1_REG         | 0x008        | TCON Global Interrupt Register1                          |
| TCON0_FRM_CTL_REG      | 0x010        | TCON0 FRM Control Register                               |
| TCON0_CTL_REG          | 0x040        | TCON0 Control Register                                   |
| TCON0_DCLK_REG         | 0x044        | TCON0 Data Clock Register                                |
| TCON0_BASIC0_REG       | 0x048        | TCON0 Basic Timing Register0                             |
| TCON0_BASIC1_REG       | 0x04C        | TCON0 Basic Timing Register1                             |
| TCON0_BASIC2_REG       | 0x050        | TCON0 Basic Timing Register2                             |
| TCON0_BASIC3_REG       | 0x054        | TCON0 Basic Timing Register3                             |
| TCON0_HV_IF_REG        | 0x058        | TCON0 Hv Panel Interface Register                        |
| TCON0_CPU_IF_REG       | 0x060        | TCON0 CPU Panel Interface Register                       |
| TCON0_CPU_WR_REG       | 0x064        | TCON0 CPU Panel Write Data Register                      |
| TCON0_CPU_RDO_REG      | 0x068        | TCON0 CPU Panel Read Data Register0                      |
| TCON0_CPU_RD1_REG      | 0x06C        | TCON0 CPU Panel Read Data Register1                      |
| TCON0_LVDS_IF_REG      | 0x084        | TCON0 LVDS Panel Interface Register                      |
| TCON0_IO_POL_REG       | 0x088        | TCON0 IO Polarity Register                               |
| TCON0_IO_TRI_REG       | 0x08C        | TCON0 IO Control Register                                |
| TCON_ECC_FIFO_REG      | 0x0F8        | TCON ECC FIFO Register                                   |
| TCON_DEBUG_REG         | 0x0FC        | TCON debug register                                      |
| TCON_CEU_CTL_REG       | 0x100        | TCON CEU Control Register                                |
| TCON_CEU_COEF_MUL_REG  | 0x110+N*0x04 | TCON CEU Coefficient Register0<br>(N=0,1,2,4,5,6,8,9,10) |
| TCON_CEU_COEF_ADD_REG  | 0x11C+N*0x10 | TCON CEU Coefficient Register1<br>(N=0,1,2)              |
| TCON_CEU_COEF_RANG_REG | 0x140+N*0x04 | TCON CEU Coefficient Register2<br>(N=0,1,2)              |
| TCON0_CPU_TRI0_REG     | 0x160        | TCON0 CPU Panel Trigger Register0                        |
| TCON0_CPU_TRI1_REG     | 0x164        | TCON0 CPU Panel Trigger Register1                        |
| TCON0_CPU_TRI2_REG     | 0x168        | TCON0 CPU Panel Trigger Register2                        |
| TCON0_CPU_TRI3_REG     | 0x16C        | TCON0 CPU Panel Trigger Register3                        |
| TCON_CMAP_CTL_REG      | 0x180        | TCON Color Map Control Register                          |
| TCON_CMAP_ODD0_REG     | 0x190        | TCON Color Map Odd Line Register0                        |
| TCON_CMAP_ODD1_REG     | 0x194        | TCON Color Map Odd Line Register1                        |
| TCON_CMAP_EVEN0_REG    | 0x198        | TCON Color Map Even Line Register0                       |
| TCON_CMAP_EVEN1_REG    | 0x19C        | TCON Color Map Even Line Register1                       |

|                       |             |                             |
|-----------------------|-------------|-----------------------------|
| TCON_SAFE_PERIOD_REG  | 0x1F0       | TCON Safe Period Register   |
| TCON0_LVDS_ANA0_REG   | 0x220       | TCON0 LVDS Analog Register0 |
| TCON0_GAMMA_TABLE_REG | 0x400-0x7FF | TCON0 GAMMA TABLE REG       |

### 5.2.5 TCON Register Description

#### TCON\_GCTL\_REG

| Offset: 0x000 |            |             | Register Name: TCON_GCTL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | TCON_En<br>0: disable<br>1: enable<br>When it's disabled, the module will be reset to idle state. |
| 30            | R/W        | 0           | TCON_Gamma_En<br>0: disable<br>1: enable  |
| 29:0          | /          | /           | /   |

#### TCON\_GINT0\_REG

| Offset: 0x004 |            |             | Register Name: TCON_GINT0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | R/W        | 0           | TCON0_Vb_Int_En<br>0: disable<br>1: enable   |
| 30            | /          | /           | /  |
| 29            | R/W        | 0           | TCON0_Line_Int_En<br>0: disable<br>1: enable   |
| 28            | /          | /           | /1: enable   |
| 27            | R/W        | 0           | TCON0_Tri_Finish_Int_En<br>0: disable<br>1: enable   |
| 26:           | R/W        | 0           | TCON0_Tri_Counter_Int_En<br>0: disable<br>1: enable  |
| 25:16         | /          | /           | /  |
| 15            | R/W        | 0           | TCON0_Vb_Int_Flag<br>Asserted during vertical no-display period every frame.<br>Write 0 to clear it. |
| 14            | /          | /           | /  |
| 13            | R/W        | 0           | TCON0_Line_Int_Flag<br>trigger when SY0 match the current TCON0 scan line<br>Write 0 to clear it.    |
| 12            | /          | /           | /  |
| 11            | R/W        | 0           | TCON0_Tri_Finish_Int_Flag  |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | trigger when cpu trigger mode finish<br>Write 0 to clear it.   |
| 10  | R/W | 0 | TCON0_Tri_Counter_Int_Flag<br>trigger when tri counter reache this value<br>Write 0 to clear it.                     |
| 9   | R/W | 0 | TCON0_Tri_Underflow_Flag<br>only used in dsi video mode, tri when sync by dsi but not finish<br>Write 0 to clear it. |
| 8:0 | /   | / | /  |

## **TCON\_GINT1\_REG**

| Offset: 0x008 |            |             | Register Name: TCON_GINT1_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | /          | /           | /   |
| 27:16         | R/W        | 0           | TCON0_Line_Int_Num<br>scan line for TCON0 line trigger(including inactive lines)<br>Setting it for the specified line for trigger0.<br>Note: SY0 is writable only when LINE_TRGO disable. |
| 15:0          | /          | /           | /   |

## **TCON0\_FRM\_CTL\_REG**

| Offset: 0x010 |            |             | Register Name: TCON0_FRM_CTL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | TCON0_Frm_En<br>0:disable<br>1:enable   |
| 30:7          | /          | /           | /   |
| 6             | R/W        | 0           | TCON0_Frm_Mode_R<br>0: 6bit frm output<br>1: 5bit frm output                      |
| 5             | R/W        | 0           | TCON0_Frm_Mode_G<br>0: 6bit frm output<br>1: 5bit frm output                      |
| 4             | R/W        | 0           | TCON0_Frm_Mode_B<br>0: 6bit frm output<br>1: 5bit frm output                      |
| 3:2           | /          | /           | /   |
| 1:0           | R/W        | 0           | TCON0_Frm_Test<br>00: FRM<br>01: half 5/6bit, half FRM<br>10: half 8bit, half FRM |

|  |  |  |                            |
|--|--|--|----------------------------|
|  |  |  | 11: half 8bit, half 5/6bit |
|--|--|--|----------------------------|

## TCON0\_CTL\_REG

| Offset: 0x040 |            |             | Register Name: TCON0_CTL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | <p>TCON0_En</p> <p>0: disable</p> <p>1: enable</p> <p>Note: It executes at the beginning of the first blank line of TCON0 timing.</p>   |
| 30:29         | /          | /           | /   |
| 28            | R/W        | 0           | <p>TCON0_Work_Mode</p> <p>0: normal</p> <p>1: dynamic freq</p>  |
| 27:26         | /          | /           | /   |
| 25:24         | R/W        | 0           | <p>TCON0_IF</p> <p>00: HV(Sync+DE)</p> <p>01: 8080 I/F</p> <p>1x:reserved</p>   |
| 23            | R/W        | 0           | <p>TCON0_RB_Swap</p> <p>0: default</p> <p>1: swap RED and BLUE data at FIFO1</p>  |
| 22            | /          | /           | /   |
| 21            | R/W        | 0           | <p>TCON0_FIFO1_Rst</p> <p>Write 1 and then 0 at this bit will reset FIFO 1</p> <p>Note: 1 holding time must more than 1 DCLK</p>  |
| 20:9          | /          | /           | /   |
| 8:4           | R/W        | 0           | <p>TCON0_Start_Delay</p> <p>STA delay</p> <p>NOTE: valid only when TCON0_EN == 1</p>  |
| 3             | /          | /           | /   |
| 2:0           | R/W        | 0           | <p>TCON0_SRC_SEL:</p> <p>000: DE0</p> <p>001: reserved</p> <p>010: reserved</p> <p>011: reserved</p> <p>100: Test Data all 0</p> <p>101: Test Data all 1</p> <p>11x: reserved</p> |

## TCON0\_DCLK REG

| Offset: 0x044 |            |             | Register Name: TCON0_DCLK REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:28         | R/W        | 0           | <p>TCON0_Dclk_En</p> <p>LCLK_EN[3:0] :TCON0 clock enable</p> <p>4'h0,4'h4,4'h6,4'ha7:dclk_en=0;dclk1_en=0;dclk2_en=0;dclk_m2_en=0;</p> <p>4'h1: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0;</p> <p>4'h2: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 1;</p> <p>4'h3: dclk_en = 1; dclk1_en = 1; dclk2_en = 0; dclkm2_en = 0;</p> <p>4'h5: dclk_en = 1; dclk1_en = 0; dclk2_en = 1; dclkm2_en = 0;</p> <p>4'h8,4'h9,4'ha,4'hb,4'hc,4'hd,4'he,4'hf:</p> <p>dclk_en = 1;</p> <p>dclk1_en = 1;</p> <p>dclk2_en = 1;</p> <p>dclkm2_en = 1;</p> |
| 27:7          | /          | /           | /  |
| 6:0           | R/W        | 0           | <p>TCON0_Dclk_Div</p> <p>Tdclk = Tsclk * DCLKDIV</p> <p>Note:</p> <p>1.if dclk1&amp;dclk2 used, DCLKDIV &gt;=6</p> <p>2.if dclk only, DCLKDIV &gt;=1</p>   |

## TCON0\_BASIC0\_REG

| Offset: 0x048 |            |             | Register Name: TCON0_BASIC0_REG           |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                               |
| 31:28         | /          | /           | /   |
| 27:16         | R/W        | 0           | <p>TCON0_X</p> <p>Panel width is X+1</p>  |
| 15:12         | /          | /           | /   |
| 11:0          | R/W        | 0           | <p>TCON0_Y</p> <p>Panel height is Y+1</p> |

## TCON0\_BASIC1\_REG

| Offset: 0x04C |            |             | Register Name: TCON0_BASIC1_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |

|       |     |   |   |
|-------|-----|---|---|
| 31    | R/W | 0 | Reserved  |
| 30:29 | /   | / | /   |
| 28:16 | R/W | 0 | HT<br>$\text{Thcycle} = (\text{HT}+1) * \text{Tdclk}$<br>Computation<br>1) parallel: HT = X + BLANK<br>Limitation:<br>1) parallel : HT >= (HBP +1) + (X+1) +2<br>2) serial 1: HT >= (HBP +1) + (X+1) *3+2<br>3) serial 2: HT >= (HBP +1) + (X+1) *3/2+2 |
| 15:12 | /   | / | /   |
| 11:0  | R/W | 0 | HBP<br>horizontal back porch (in dclk)<br>$\text{Thbp} = (\text{HBP} +1) * \text{Tdclk}$  |

## TCON0\_BASIC2\_REG

| Offset: 0x050 |            |             | Register Name: TCON0_BASIC2_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28:16         | R/W        | 0           | VT<br>$\text{TVT} = (\text{VT})/2 * \text{Thsync}$<br>Note: VT/2 >= (VBP+1 ) + (Y+1) +2 |
| 15:12         | /          | /           | /   |
| 11:0          | R/W        | 0           | VBP<br>$\text{Tvbp} = (\text{VBP} +1) * \text{Thsync}$                                  |

## TCON0\_BASIC3\_REG

| Offset: 0x054 |            |             | Register Name: TCON0_BASIC3_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:26         | /          | /           | /   |
| 25:16         | R/W        | 0           | HSPW<br>$\text{Thspw} = (\text{HSPW}+1) * \text{Tdclk}$<br>Note: HT> (HSPW+1)     |
| 15:10         | /          | /           | /   |
| 9:0           | R/W        | 0           | VSPW<br>$\text{Tvspw} = (\text{VSPW}+1) * \text{Thsync}$<br>Note: VT/2 > (VSPW+1) |

## TCON0\_HV\_IF\_REG

| Offset: 0x058 |            |             | Register Name: TCON0_HV_IF_REG |
|---------------|------------|-------------|--------------------------------|
| Bit           | Read/Write | Default/Hex | Description                    |

|       |     |   |  |
|-------|-----|---|--|
| 31:28 | R/W | 0 | HV_Mode<br>0000: 24bit/1cycle parallel mode<br>1000: 8bit/3cycle RGB serial mode(RGB888)<br>1010: 8bit/4cycle Dummy RGB(DRGB)<br>1011: 8bit/4cycle RGB Dummy(RGBD)<br>1100: 8bit/2cycle YUV serial mode(CCIR656) |
| 27:26 | R/W | 0 | RGB888_SM0<br>serial RGB888 mode Output sequence at odd lines of the panel (line 1, 3, 5, 7...)<br>00: R→G→B<br>01: B→R→G<br>10: G→B→R<br>11: R→G→B  |
| 25:24 | R/W | 0 | RGB888_SM1<br>serial RGB888 mode Output sequence at even lines of the panel (line 2, 4, 6, 8...)<br>00: R→G→B<br>01: B→R→G<br>10: G→B→R<br>11: R→G→B   |
| 23:22 | R/W | 0 | YUV_SM<br>serial YUV mode Output sequence 2-pixel-pair of every scan line<br>00: YUYV<br>01: YVYU<br>10: UYVY<br>11: VYUY  |
| 1:20  | R/W | 0 | YUV EAV/SAV F line delay<br>0:F toggle right after active video line<br>1:delay 2 line(CCIR NTSC)<br>2:delay 3 line(CCIR PAL)<br>3:reserved  |
| 19:0  | /   | / | /  |

## TCON0\_CPU\_IF\_REG

| Offset: 0x060 |            |             | Register Name: TCON0_CPU_IF_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | R/W        | 0           | CPU_Mode<br>0000: 18bit/256K mode<br>0010: 16bit mode0<br>0100: 16bit mode1<br>0110: 16bit mode2<br>1000: 16bit mode3 |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | 1010: 9bit mode<br>1100: 8bit 256K mode<br>1110: 8bit 65K mode<br>xxx1: 24bit for DSI  |
| 27    | /   | / | /  |
| 26    | R/W | 0 | DA<br>pin A1 value in 8080 mode auto/flash states  |
| 25    | R/W | 0 | CA<br>pin A1 value in 8080 mode WR/RD execute  |
| 24    | /   | / | /  |
| 23    | R   | 0 | Wr_Flag<br>0:write operation is finishing<br>1:write operation is pending  |
| 22    | R   | 0 | Rd_Flag<br>0:read operation is finishing<br>1:read operation is pending  |
| 21:18 | /   | / | /  |
| 17    | R/W | 0 | AUTO<br>auto Transfer Mode:<br>If it's 1, all the valid data during this frame are write to panel.<br>Note: This bit is sampled by Vsync   |
| 16    | R/W | 0 | FLUSH<br>direct transfer mode:<br>If it's enabled, FIFO1 is regardless of the HV timing, pixels data keep being transferred unless the input FIFO was empty.<br>Data output rate control by DCLK.                              |
| 15:6  | /   | / | /  |
| 5:4   | R/W | 0 | Trigger_Sync_Mode<br>0: start frame flush immediately by bit1.<br>1: start frame flush sync to TE PIN. rising by bit1.<br>2. start frame flush sync to TE PIN. falling by bit1.<br>when set as 1 or 2, io0 is map as TE input. |
| 3     | R/W | 0 | Trigger_FIFO_Bist_En<br>0: disable<br>1: enable<br>Entry addr is 0xFF8   |
| 2     | R/W | 0 | Trigger_FIFO_En<br>0:enable<br>1:disable   |
| 1     | R/W | 0 | Trigger_Start<br>write '1' to start a frame flush, write'0' has no effect.<br>this flag indicated frame flush is running   |

|   |     |   |  |
|---|-----|---|--|
|   |     |   | software must make sure write '1' only when this flag is '0'.                  |
| 0 | R/W | 0 | <p>Trigger_En</p> <p>0: trigger mode disable</p> <p>1: trigger mode enable</p> |

## TCONO\_CPU\_WR\_REG

| Offset: 0x064 |            |             | Register Name: TCON0_CPU_WR_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:0          | W          | 0           | <p>Data_Wr</p> <p>data write on 8080 bus, launch a write operation on 8080 bus</p> |

## TCONO\_CPU\_RD0\_REG

| Offset: 0x068 |            |             | Register Name: TCON0_CPU_RD0_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:24         | /          | /           | /   |
| 23:0          | R          | /           | <p>Data_Rd0</p> <p>data read on 8080 bus, launch a new read operation on 8080 bus</p> |

## TCONO\_CPU\_RD1\_REG

| Offset: 0x06C |            |             | Register Name: TCON0_CPU_RD1_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:0          | R          | /           | <p>Data_Rd1</p> <p>data read on 8080 bus, without a new read operation on 8080 bus</p> |

## TCONO\_LVDS\_IF\_REG

| Offset: 0x084 |            |             | Register Name: TCON0_LVDS_IF_REG                                     |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | R/W        | 0           | <p>TCON0_LVDS_En</p> <p>0: disable</p> <p>1: enable</p>              |
| 30            | R/W        | 0           | <p>TCON0_LVDS_Link_Sel</p> <p>0: single link</p> <p>1: dual link</p> |
| 29            | R/W        | 0           | TCON0_LVDS_Even_Odd_Dir  |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 0: normal<br>1: reverse   |
| 28    | R/W | 0 | TCON0_LVDS_Dir<br>1: normal<br>2: reverse<br>NOTE: LVDS direction |
| 27    | R/W | 0 | TCON0_LVDS_Mode<br>0: NS mode<br>1: JEIDA mode                    |
| 26    | R/W | 0 | TCON0_LVDS_BitWidth<br>0: 24bit<br>1: 18bit                       |
| 25:24 | R/W | 0 | /   |
| 23    | R/W | 0 | TCON0_LVDS_Correct_Mode<br>0: mode0<br>1: mode1                   |
| 22:21 | /   | / | /   |
| 20    | R/W | 0 | TCON0_LVDS_Clk_Sel<br>0: MIPI PLL<br>1: TCON0 CLK                 |
| 19:0  | /   | / | /   |

## TCON0\_IO\_POL\_REG

| Offset: 0x088 |            |             | Register Name: TCON0_IO_POL_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | IO_Output_Sel<br>0: normal output<br>1: register output<br>when set as '1', d[23:0], io0, io1, io3 sync to dclk   |
| 30:28         | R/W        | 0           | DCLK_Sel<br>000: used DCLK0(normal phase offset)<br>001: used DCLK1(1/3 phase offset)<br>010: used DCLK2(2/3 phase offset)<br>101: DCLK0/2 phase 0<br>100: DCLK0/2 phase 90<br>reserved |
| 27            | R/W        | 0           | IO3_Inv<br>0: not invert<br>1: invert   |
| 26            | R/W        | 0           | IO2_Inv<br>0: not invert<br>1: invert   |
| 25            | R/W        | 0           | IO1_Inv   |

|      |     |   |   |
|------|-----|---|---|
|      |     |   | 0: not invert<br>1: invert  |
| 24   | R/W | 0 | IO0_Inv<br>0: not invert<br>1: invert   |
| 23:0 | R/W | 0 | Data_Inv<br>TCON0 output port D[23:0] polarity control, with independent bit control:<br>0s: normal polarity<br>1s: invert the specify output |

## TCON0\_IO\_TRI\_REG

| Offset: 0x08C |            |             | Register Name: TCON0_IO_TRI_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28            | /          | /           | RGB_Endian<br>0: normal<br>1: bits_invert   |
| 27            | R/W        | 1           | IO3_Output_Tri_En<br>1: disable<br>0: enable  |
| 26            | R/W        | 1           | IO2_Output_Tri_En<br>1: disable<br>0: enable  |
| 25            | R/W        | 1           | IO1_Output_Tri_En<br>1: disable<br>0: enable  |
| 24            | R/W        | 1           | IO0_Output_Tri_En<br>1: disable<br>0: enable  |
| 23:0          | R/W        | 0xFFFFFFF   | Data_Output_Tri_En<br>TCON0 output port D[23:0] output enable, with independent bit control:<br>1s: disable<br>0s: enable |

## TCON\_ECC\_FIFO\_REG

| Offset: 0x0F8 |            |             | Register Name: TCON_ECC_FIFO_REG            |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                                 |
| 31            | R/W        | /           | ECC_FIFO_BIST_EN<br>0: disable<br>1: enable |

|       |     |   |  |
|-------|-----|---|--|
| 30    | R/W | / | ECC_FIFO_ERR_FLAG  |
| 29:24 | /   | / | /  |
| 23:16 | R/W | / | ECC_FIFO_ERR_BITS  |
| 15:9  | /   | / | /  |
| 8     | R/W | / | ECC_FIFO_BLANK_EN<br>0: disable ecc function in blanking<br>1: enable ecc function in blanking<br>ECC function is tent to triggered in blanking area at hv mode, set '0' when in hv mode |
| 7:0   | R/W | / | ECC_FIFO_SETTING<br>Note: bit3 0 enable, 1 disable   |

## TCON\_DEBUG\_REG

| Offset: 0x0FC |            |             | Register Name: TCON_DEBUG_REG                             |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | /           | TCON0_FIFO_Under_Flow                                     |
| 30            | /          | /           | /   |
| 29            | R          | /           | TCON0_Field_Polarity<br>0: second field<br>1: first field |
| 28            | /          | /           | /   |
| 27:16         | R          | /           | TCON0_Current_Line  |
| 15:14         | /          | /           | /   |
| 13            | R/W        | 0           | ECC_FIFO_Bypass<br>0: used<br>1: bypass                   |
| 12:0          | /          | /           | /   |

## TCON\_CEU\_CTL\_REG

| Offset: 0x100 |            |             | Register Name: TCON_CEU_CTL_REG  |
|---------------|------------|-------------|----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                      |
| 31            | R/W        | 0           | CEU_en<br>0: bypass<br>1: enable |
| 30:0          | /          | /           | /                                |

## TCON\_CEU\_COEF\_MUL\_REG

| Offset: 0x110+N*0x04<br>(N=0,1,2,4,5,6,8,9,10) |            |             | Register Name: TCON_CEU_COEF_MUL_REG |
|--|------------|-------------|--------------------------------------|
| Bit  | Read/Write | Default/Hex | Description                          |
| 31:13  | /          | /           | /                                    |

|      |     |   |   |
|------|-----|---|---|
| 12:0 | R/W | 0 | CEU_Coef_Mul_Value<br>signed 13bit value, range of (-16,16)<br>N=0: Rr<br>N=1: Rg<br>N=2: Rb<br>N=4: Gr<br>N=5: Gg<br>N=6: Gb<br>N=8: Br<br>N=9: Bg<br>N=10: Bb |
|------|-----|---|---|

### **TCON\_CEU\_COEF\_ADD\_REG**

| Offset: 0x11C+N*0x10<br>(N=0,1,2) |            |             | Register Name: TCON_CEU_COEF_ADD_REG  |
|-----------------------------------|------------|-------------|---|
| Bit                               | Read/Write | Default/Hex | Description   |
| 31:19                             | /          | /           | /   |
| 18:0                              | R/W        | 0           | CEU_Coef_Add_Value<br>signed 19bit value, range of (-16384, 16384)<br>N=0: Rc<br>N=1: Gc<br>N=2: Bc |

### **TCON\_CEU\_COEF\_RANG\_REG**

| Offset: 0x140+N*0x04<br>(N=0,1,2) |            |             | Register Name: TCON_CEU_COEF_RANG_REG                       |
|-----------------------------------|------------|-------------|---|
| Bit                               | Read/Write | Default/Hex | Description   |
| 31:24                             | /          | /           | /   |
| 23:16                             | R/W        | 0           | CEU_Coef_Range_Min<br>unsigned 8bit value, range of [0,255] |
| 15:8                              | /          | /           | /   |
| 7:0                               | R/W        | 0           | CEU_Coef_Range_Max<br>unsigned 8bit value, range of [0,255] |

### **TCONO\_CPU\_TRI0\_REG**

| Offset: 0x160 |            |             | Register Name: TCON0_CPU_TRI0_REG            |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                  |
| 31:28         | /          | /           | /  |
| 27:16         | R/W        | 0           | Block_Space<br>should be set >20*pixel_cycle |

|       |     |   |            |
|-------|-----|---|------------|
| 15:12 | /   | / | /          |
| 11:0  | R/W | 0 | Block_Size |

## TCON0\_CPU\_TRI1\_REG

| Offset: 0x164 |            |             | Register Name: TCON0_CPU_TRI1_REG |
|---------------|------------|-------------|-----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                       |
| 31:16         | R          | 0           | Block_Current_Num                 |
| 15:0          | R/W        | 0           | Block_Num                         |

## TCON0\_CPU\_TRI2\_REG

| Offset: 0x168 |            |             | Register Name: TCON0_CPU_TRI2_REG                       |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | R/W        | 0x20        | Start_Delay<br>Tdly = (Start_Delay +1) * be_clk*8       |
| 15            | R/W        | 0           | Trans_Start_Mode<br>0: ecc_FIFO+tri_FIFO<br>1: tri_FIFO |
| 14:13         | R/W        | 0           | Sync_Mode<br>0x: auto<br>10: 0<br>11: 1                 |
| 12:0          | R/W        | 0           | Trans_Start_Set   |

## TCON0\_CPU\_TRI3\_REG

| Offset: 0x16C |            |             | Register Name: TCON0_CPU_TRI3_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:30         | /          | /           | /   |
| 29:28         | R/W        | 0           | Tri_Int_Mode<br>00: disable<br>01: counter mode<br>10: te rising mode<br>11: te falling mode<br>when set as 01, Tri_Counter_Int occur in cycle of<br>(Count_N+1)×(Count_M+1)×4 dclk.<br>when set as 10 or 11, io0 is map as TE input. |
| 27:24         | /          | /           | /   |
| 23:8          | R/W        | 0           | Counter_N   |

|     |     |   |           |
|-----|-----|---|-----------|
| 7:0 | R/W | 0 | Counter_M |
|-----|-----|---|-----------|

## **TCON\_CMAP\_CTL\_REG**

| Offset: 0x180 |            |             | Register Name: TCON_CMAP_CTL_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | R/W        | 0           | Color_Map_En<br>0: bypass<br>1: enable<br>This module only work when X is divided by 4                     |
| 30:1          | /          | /           | /  |
| 0             | R/W        | 0           | Out_Format<br>0: 4 pixel output mode: Out0 -> Out1 -> Out2 -> Out3<br>1: 2 pixel output mode: Out0 -> Out1 |

## **TCON\_CMAP\_ODD0\_REG**

| Offset: 0x190 |            |             | Register Name: TCON_CMAP_ODD0_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | R/W        | 0           | Out_Odd1  |
| 15:0          | R/W        | 0           | Out_Odd0<br>bit15-12: Reserved<br>bit11-08: Out_Odd0[23:16]<br>bit07-04: Out_Odd0[15:8]<br>bit03-00: Out_Odd0[7:0]<br>0x0: in_b0<br>0x1: in_g0<br>0x2: in_r0<br>0x3: reserved<br>0x4: in_b1<br>0x5: in_g1<br>0x6: in_r1<br>0x7: reservd<br>0x8: in_b2<br>0x9: in_g2<br>0xa: in_r2<br>0xb: reserved<br>0xc: in_b3<br>0xd: in_g3<br>0xe: in_r3<br>0xf: reserved |

## **TCON\_CMAP\_ODD1\_REG**

| Offset: 0x194 |            |             | Register Name: TCON_CMAP_ODD1_REG |
|---------------|------------|-------------|-----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                       |
| 31:16         | R/W        | 0           | Out_Odd3                          |
| 15:0          | R/W        | 0           | Out_Odd2                          |

## **TCON\_CMAP\_EVEN0\_REG**

| Offset: 0x198 |            |             | Register Name: TCON_CMAP_EVEN0_REG |
|---------------|------------|-------------|------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                        |
| 31:16         | R/W        | 0           | Out_Even1                          |
| 15:0          | R/W        | 0           | Out_Even0                          |

## **TCON\_CMAP\_EVEN1\_REG**

| Offset: 0x19C |            |             | Register Name: TCON_CMAP_EVEN1_REG |
|---------------|------------|-------------|------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                        |
| 31:16         | R/W        | 0           | Out_Even3                          |
| 15:0          | R/W        | 0           | Out_Even2                          |

## **TCON\_SAFE\_PERIOD\_REG**

| Offset: 0x1F0 |            |             | Register Name: TCON_SAFE_PERIOD_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28:16         | R/W        | 0           | Safe_Period_FIFO_Num  |
| 15:2          | /          | /           | /   |
| 1:0           | R/W        | 0           | Safe_Period_Mode<br>0: unsafe<br>1: safe<br>2: safe at ecc_FIFO_curr_num > safe_period_FIFO_num<br>3: safe at 2 and safe at sync active |

## **TCON0\_LVDS\_ANA0\_REG**

| Offset: 0x220 |            |             | Register Name: TCON0_LVDS_ANA0_REG                            |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | lvds0_en_mb<br>enable the bias circuit of the LVDS_Ana module |
| 30            | R/W        | 0           | lvds0_en_ldo  |
| 29:25         | /          | /           | /   |
| 24            | R/W        | 0           | lvds0_en_drvc   |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | enable all circuits working when transmitting the data in channel clock of LVDS_tx0  |
| 23:20 | R/W | 0 | lvds0_en_drv<br>enable all circuits working when transmitting the data in channel<3:0> of LVDS_tx0   |
| 19    | /   | / | /  |
| 18:17 | R/W | 0 | lvds0_reg_c<br>adjust current flowing through Rload of Rx to change the differential signals amplitude<br>0:250mV<br>1:300mV<br>2:350mV<br>3:400mV |
| 16    | R/W | 0 | lvds0_reg_denc<br>choose data output or PLL test clock output in LVDS_tx   |
| 15:12 | R/W | 0 | lvds0_reg_den<br>choose data output or PLL test clock output in LVDS_tx  |
| 11:10 | /   | / | /  |
| 9:8   | R/W | 0 | lvds0_reg_v<br>adjust common mode voltage of the differential signals in five channels   |
| 7:6   | /   | / | /  |
| 5:4   | R/W | 0 | lvds0_reg_pd<br>fine adjust the slew rate of output data   |
| 3:2   | /   | / | /  |
| 1     | R/W | 0 | lvds0_reg_pwslv<br>adjust voltage amplitude of low power in LVDS_Ana   |
| 0     | R/W | 0 | lvds0_reg_pwsmb<br>adjust voltage amplitude of mbias voltage reference in LVDS_Ana   |

## Control Signal and Data Port Mapping

| PD   | I/F   | Sync RGB    |               |             |                    | CPU/I80 Interface  |                      |                      |           | LVDS Interface |     |
|------|-------|-------------|---------------|-------------|--------------------|--------------------|----------------------|----------------------|-----------|----------------|-----|
|      |       | Para<br>RGB | Serial<br>RGB | CCIR<br>656 | Para<br>RGB<br>666 | Para<br>RGB<br>565 | Serial<br>RGB<br>666 | Serial<br>RGB<br>565 | Sing Link |                |     |
|      | Cycle |             | 1st           | 2nd         | 3rd                |                    |                      | 1st                  | 2nd       | 1st            | 2nd |
| PD27 | IO0   | VSYNC       |               |             |                    | CS                 |                      |                      |           | D3N            |     |
| PD26 | IO1   | HSYNC       |               |             |                    | RD                 |                      |                      |           | D3P            |     |
| PD25 | IO3   | DE          |               |             |                    | RS                 |                      |                      |           | CKN            |     |
| PD24 | IO2   | DCLK        |               |             |                    | WR                 |                      |                      |           | CKP            |     |
| PD23 | D23   | R5          |               |             |                    | R5                 | R4                   |                      |           | D2N            |     |

|      |     |    |     |     |     |    |    |    |    |    |    |    |     |
|------|-----|----|-----|-----|-----|----|----|----|----|----|----|----|-----|
| PD22 | D22 | R4 |     |     |     |    | R4 | R3 |    |    |    |    | D2P |
| PD21 | D21 | R3 |     |     |     |    | R3 | R2 |    |    |    |    | D1N |
| PD20 | D20 | R2 |     |     |     |    | R2 | R1 |    |    |    |    | D1P |
| PD19 | D19 | R1 |     |     |     |    | R1 | R0 |    |    |    |    | D0N |
| PD18 | D18 | R0 |     |     |     |    | R0 | G5 |    |    |    |    | D0P |
| PD15 | D15 | G5 |     |     |     |    | G5 | G4 |    |    |    |    |     |
| PD14 | D14 | G4 |     |     |     |    | G4 | G3 |    |    |    |    |     |
| PD13 | D13 | G3 |     |     |     |    | G3 |    |    |    |    |    |     |
| PD12 | D12 | G2 | D17 | D27 | D37 | D7 | G2 | G2 | R5 | G2 | R4 | G2 |     |
| PD11 | D11 | G1 | D16 | D26 | D36 | D6 | G1 | G1 | R4 | G1 | R3 | G1 |     |
| PD10 | D10 | G0 | D15 | D25 | D35 | D5 | G0 | G0 | R3 | G0 | R2 | G0 |     |
| PD7  | D7  | B5 | D14 | D24 | D34 | D4 | B5 | B4 | R2 | B5 | R1 | B4 |     |
| PD6  | D6  | B4 | D13 | D23 | D33 | D3 | B4 | B3 | R1 | B4 | R0 | B3 |     |
| PD5  | D5  | B3 | D12 | D22 | D32 | D2 | B3 | B2 | R0 | B3 | G5 | B2 |     |
| PD4  | D4  | B2 | D11 | D21 | D31 | D1 | B2 | B1 | G5 | B2 | G4 | B1 |     |
| PD3  | D3  | B1 | D10 | D20 | D30 | D0 | B1 | B0 | G4 | B1 | G3 | B0 |     |
| PD2  | D2  | B0 |     |     |     |    | B0 |    | G3 | B0 |    |    |     |

## 5.3 Display Engine Front-End

### 5.3.1 Overview

The display engine front-end (DEFE) provides image resizing function for display engine. It receives data from DRAM, performs the image resizing function, and outputs to DEBE module.

The DEFE can receive ARGB/YUV420/YUV422/YUV411 data format, and then converts to ARGB8888 for display. Horizontal and vertical direction scaling are implemented independently.

The DEFE features:

- Support YUV444/ YUV422/ YUV420/ YUV411/ ARGB8888 data format
- Support 1/16x to 32x resize ratio
- Support 32-phase 4-tap horizontal anti-alias filter, 32-phase 4-tap vertical anti-alias filter
- Support input size up to 2048×2048
- Support output size up 1280x1280

### 5.3.2 DEFE Block Diagram




Figure 5.3-1 DEFE Block Diagram

### 5.3.3 DEFE Register List

| Module Name | Base Address |
|-------------|--------------|
| DEFE        | 0x01e00000   |

| Register Name           | Offset | Description                                    |
|-------------------------|--------|--|
| DEFE_EN_REG             | 0x0000 | DEFE Module Enable Register                    |
| DEFE_FRM_CTRL_REG       | 0x0004 | DEFE Frame Process Control Register            |
| DEFE_BYPASS_REG         | 0x0008 | DEFE CSC By-Pass Register                      |
| DEFE_AGTH_SEL_REG       | 0x000C | DEFE Algorithm Selection Register              |
| DEFE_LINT_CTRL_REG      | 0x0010 | DEFE Line Interrupt Control Register           |
| DEFE_BUF_ADDR0_REG      | 0x0020 | DEFE Input Channel 0 Buffer Address Register   |
| DEFE_BUF_ADDR1_REG      | 0x0024 | DEFE Input Channel 1 Buffer Address Register   |
| DEFE_BUF_ADDR2_REG      | 0x0028 | DEFE Input Channel 2 Buffer Address Register   |
| DEFE_FIELD_CTRL_REG     | 0x002C | DEFE Field Sequence Register                   |
| DEFE_TB_OFF0_REG        | 0x0030 | DEFE Channel 0 Tile-Based Offset Register      |
| DEFE_TB_OFF1_REG        | 0x0034 | DEFE Channel 1 Tile-Based Offset Register      |
| DEFE_TB_OFF2_REG        | 0x0038 | DEFE Channel 2 Tile-Based Offset Register      |
| DEFE_LINESTRD0_REG      | 0x0040 | DEFE Channel 0 Line Stride Register            |
| DEFE_LINESTRD1_REG      | 0x0044 | DEFE Channel 1 Line Stride Register            |
| DEFE_LINESTRD2_REG      | 0x0048 | DEFE Channel 2 Line Stride Register            |
| DEFE_INPUT_FMT_REG      | 0x004C | DEFE Input Format Register                     |
| DEFE_WB_ADDR_REG        | 0x0050 | DEFE Write Back Address Register               |
| DEFE_OUTPUT_FMT_REG     | 0x005C | DEFE Output Format Register                    |
| DEFE_INT_EN_REG         | 0x0060 | DEFE Interrupt Enable Register                 |
| DEFE_INT_STATUS_REG     | 0x0064 | DEFE Interrupt Status Register                 |
| DEFE_STATUS_REG         | 0x0068 | DEFE Status Register                           |
| DEFE_CSC_COEF00_REG     | 0x0070 | DEFE CSC Coefficient 00 Register               |
| DEFE_CSC_COEF01_REG     | 0x0074 | DEFE CSC Coefficient 01 Register               |
| DEFE_CSC_COEF02_REG     | 0x0078 | DEFE CSC Coefficient 02 Register               |
| DEFE_CSC_COEF03_REG     | 0x007C | DEFE CSC Coefficient 03 Register               |
| DEFE_CSC_COEF10_REG     | 0x0080 | DEFE CSC Coefficient 10 Register               |
| DEFE_CSC_COEF11_REG     | 0x0084 | DEFE CSC Coefficient 11 Register               |
| DEFE_CSC_COEF12_REG     | 0x0088 | DEFE CSC Coefficient 12 Register               |
| DEFE_CSC_COEF13_REG     | 0x008C | DEFE CSC Coefficient 13 Register               |
| DEFE_CSC_COEF20_REG     | 0x0090 | DEFE CSC Coefficient 20 Register               |
| DEFE_CSC_COEF21_REG     | 0x0094 | DEFE CSC Coefficient 21 Register               |
| DEFE_CSC_COEF22_REG     | 0x0098 | DEFE CSC Coefficient 22 Register               |
| DEFE_CSC_COEF23_REG     | 0x009C | DEFE CSC Coefficient 23 Register               |
| DEFE_WB_LINESTRD_EN_REG | 0x00D0 | DEFE Write Back Line Stride Enable Register    |
| DEFE_WB_LINESTRD_REG    | 0x00D4 | DEFE Write Back Channel 3 Line Stride Register |
| DEFE_CHO_INSIZE_REG     | 0x0100 | DEFE Channel 0 Input Size Register             |

|                         |            |  |
|-------------------------|------------|--|
| DEFE_CHO_OUTSIZE_REG    | 0x0104     | DEFE Channel 0 Output Size Register                          |
| DEFE_CHO_HORZFACT_REG   | 0x0108     | DEFE Channel 0 Horizontal Factor Register                    |
| DEFE_CHO_VERTFACT_REG   | 0x010C     | DEFE Channel 0 Vertical Factor Register                      |
| DEFE_CHO_HORZPHASE_REG  | 0x0110     | DEFE Channel 0 Horizontal Initial Phase Register             |
| DEFE_CHO_VERTPHASE0_REG | 0x0114     | DEFE Channel 0 Vertical Initial Phase 0 Register             |
| DEFE_CHO_VERTPHASE1_REG | 0x0118     | DEFE Channel 0 Vertical Initial Phase 1 Register             |
| DEFE_CHO_HORZTAP_REG    | 0x0120     | DEFE Channel 0 Horizontal Tap Offset Register                |
| DEFE_CHO_VERTTAP_REG    | 0x0128     | DEFE Channel 0 Vertical Tap Offset Register                  |
| DEFE_CH1_INSIZE_REG     | 0x0200     | DEFE Channel 1 Input Size Register                           |
| DEFE_CH1_OUTSIZE_REG    | 0x0204     | DEFE Channel 1 Output Size Register                          |
| DEFE_CH1_HORZFACT_REG   | 0x0208     | DEFE Channel 1 Horizontal Factor Register                    |
| DEFE_CH1_VERTFACT_REG   | 0x020C     | DEFE Channel 1 Vertical Factor Register                      |
| DEFE_CH1_HORZPHASE_REG  | 0x0210     | DEFE Channel 1 Horizontal Initial Phase Register             |
| DEFE_CH1_VERTPHASE0_REG | 0x0214     | DEFE Channel 1 Vertical Initial Phase 0 Register             |
| DEFE_CH1_VERTPHASE1_REG | 0x0218     | DEFE Channel 1 Vertical Initial Phase 1 Register             |
| DEFE_CH1_HORZTAP_REG    | 0x0220     | DEFE Channel 1 Horizontal Tap Offset Register                |
| DEFE_CH1_VERTTAP_REG    | 0x0228     | DEFE Channel 1 Vertical Tap Offset Register                  |
| DEFE_CHO_HORZCOEF_REGN  | 0x0400+N*4 | DEFE Channel 0 Horizontal Filter Coefficient Register N=0:31 |
| DEFE_CHO_VERTCOEF_REGN  | 0x0500+N*4 | DEFE Channel 0 Vertical Filter Coefficient Register N=0:31   |
| DEFE_CH1_HORZCOEF_REGN  | 0x0600+N*4 | DEFE Channel 1 Horizontal Filter Coefficient Register N=0:31 |
| DEFE_CH1_VERTCOEF_REGN  | 0x0700+N*4 | DEFE Channel 1 Vertical Filter Coefficient Register N=0:31   |

### 5.3.4 DEFE Register Description

#### **DEFE\_EN\_REG**

| Offset: 0x0 |            |             | Register Name: DEFE_EN_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | <p>EN</p> <p>DEFE enable</p> <p>0: Disable</p> <p>1: Enable</p> <p>When DEFE enable bit is disabled, the clock of DEFE module will be disabled</p> <p>If this bit is transition from 0 to 1, the frame process control register and the interrupt enable register will be initiated to default value, and the state machine of the module is reset</p> |

#### **DEFE\_FRM\_CTRL\_REG**

| Offset: 0x4 |            |             | Register Name: DEFE_FRM_CTRL_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:24       | /          | /           | /  |
| 23          | R/W        | 0x0         | <p>COEF_ACCESS_CTRL</p> <p>Fir coef ram access control</p> <p>0: CPU doesn't access fir coef ram</p> <p>1: CPU will access fir coef ram</p> <p>This bit will be set to 1 before CPU access fir coef ram</p>  |
| 22:17       | /          | /           | /  |
| 16          | R/W        | 0x0         | <p>FRM_START</p> <p>Frame start &amp; reset control</p> <p>0: reset</p> <p>1: start</p> <p>If the bit is written to zero, the whole state machine and data paths of DEFE module will be reset.</p> <p>When the bit is written to 1, DEFE will start a new frame process.</p> |
| 15:12       | /          | /           | /  |
| 11          | R/W        | 0x0         | <p>OUT_CTRL</p> <p>DEFE output control</p> <p>0: enable DEFE output to DEBE</p> <p>1: disable DEFE output to DEBE</p>  |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | If DEFE write back function is enabled, DEFE output to DEBE isn't recommended.   |
| 10:3 | /   | /   | /  |
| 2    | R/W | 0x0 | <p>WB_EN<br/>Write back enable<br/>0: Disable<br/>1: Enable</p> <p>If output to DEBE is enabled, the writing back process will start when write back enable bit is set and a new frame processing begins. The bit will be self-cleared when writing-back frame process starts.</p>   |
| 1    | /   | /   |  |
| 0    | R/W | 0x0 | <p>REG_RDY_EN<br/>Register ready enable<br/>0: not ready<br/>1: registers configuration ready</p> <p>As same as filter coefficients configuration, in order to ensure the display is correct, the correlative display configuration registers are buffered too, the programmer also can change the value of correlative registers in any time. When the registers setting is finished, the programmer should set the bit if the programmer need the new configuration in next scaling frame.</p> <p>When the new frame start, the bit will also be self-cleared.</p> |

## **DEFE\_BYPASS\_REG**

| Offset: 0x8 |            |             | Register Name: DEFE_BYPASS_REG  |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:2        | /          | /           | /   |
| 1           | R/W        | 0x0         | <p>CSC_BYPASS_EN<br/>CSC by-pass enable<br/>0: CSC enable<br/>1: CSC will be by-passed</p> <p>Actually, in order ensure the module working be correct, This bit only can be set when input data format is the same as output data format (both YUV or both RGB)</p> |
| 0           | /          | /           | /   |

## **DEFE\_AGTH\_SEL\_REG**

| Offset: 0xC |            |             | Register Name: DEFE_AGTH_SEL_REG   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:9        | /          | /           | /  |
| 8           | R/W        | 0x0         | LINEBUF_AGTH<br>DEFE line buffer algorithm select<br>0: horizontal filtered result<br>1: original data |
| 7:0         | /          | /           | /  |

## **DEFE\_LINT\_CTRL\_REG**

| Offset: 0x10 |            |             | Register Name: DEFE_LINT_CTRL_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:28        | /          | /           | /  |
| 27:16        | R          | 0x0         | CURRENT_LINE   |
| 15           | R/W        | 0x0         | FIELD_SEL<br>Field select<br>0: each field<br>1: end field(field counter in reg0x2c) |
| 14:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | TRIG_LINE<br>Trigger line number of line interrupt                                   |

## **DEFE\_BUF\_ADDR0\_REG**

| Offset: 0x20 |            |             | Register Name: DEFE_BUF_ADDR0_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:0         | R/W        | 0x0         | BUF_ADDR<br>DEFE frame buffer address<br><br>In tile-based type:<br>The address is the start address of the line in the first tile used to generating output frame.<br><br>In non-tile-based type:<br>The address is the start address of the first line. |

## **DEFE\_BUF\_ADDR1\_REG**

| Offset: 0x24 |            |             | Register Name: DEFE_BUF_ADDR1_REG |
|--------------|------------|-------------|-----------------------------------|
| Bit          | Read/Write | Default/Hex | Description                       |

|      |     |     |  |
|------|-----|-----|--|
| 31:0 | R/W | 0x0 | <p><b>BUF_ADDR</b><br/>DEFE frame buffer address</p> <p>In tile-based type:<br/>The address is the start address of the line in the first tile used to generating output frame.</p> <p>In non-tile-based type:<br/>The address is the start address of the first line.</p> |
|------|-----|-----|--|

## **DEFE\_BUF\_ADDR2\_REG**

| Offset: 0x28 |            |             | Register Name: DEFE_BUF_ADDR2_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0x0         | <p><b>BUF_ADDR</b><br/>DEFE frame buffer address</p> <p>In tile-based type:<br/>The address is the start address of the line in the first tile used to generating output frame.</p> <p>In non-tile-based type:<br/>The address is the start address of the first line.</p> |

## **DEFE\_FIELD\_CTRL\_REG**

| Offset: 0x2C |            |             | Register Name: DEFE_FIELD_CTRL_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:30        | /          | /           | /  |
| 29:24        | R/W        | 0x20        | <p><b>FIR_OFFSET</b><br/>FIR compute initial value</p>   |
| 23:13        | /          | /           | /  |
| 12           | R/W        | 0x0         | <p><b>FIELD_LOOP_MOD</b><br/>Field loop mode<br/>0: the last field; 1: the full frame</p>                        |
| 11           | /          | /           | /  |
| 10:8         | R/W        | 0x0         | <p><b>VALID_FIELD_CNT</b><br/>Valid field counter bit<br/>the valid value = this value + 1;</p>                  |
| 7:0          | R/W        | 0x0         | <p><b>FIELD_CNT</b><br/>Field counter<br/>each bit specify a field to display, 0: top field, 1: bottom field</p> |

## **DEFE\_TB\_OFF0\_REG**

| Offset: 0x30 |            |             | Register Name: DEFE_TB_OFF0_REG                                     |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:21        | /          | /           | /   |
| 20:16        | R/W        | 0x0         | X_OFFSET1<br>The x offset of the bottom-right point in the end tile |
| 15:13        | /          | /           | /   |
| 12:8         | R/W        | 0x0         | Y_OFFSET0<br>The y offset of the top-left point in the first tile   |
| 7:5          | /          | /           | /   |
| 4:0          | R/W        | 0x0         | X_OFFSET0<br>The x offset of the top-left point in the first tile   |

## **DEFE\_TB\_OFF1\_REG**

| Offset: 0x34 |            |             | Register Name: DEFE_TB_OFF1_REG                                     |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:21        | /          | /           | /   |
| 20:16        | R/W        | 0x0         | X_OFFSET1<br>The x offset of the bottom-right point in the end tile |
| 15:13        | /          | /           | /   |
| 12:8         | R/W        | 0x0         | Y_OFFSET0<br>The y offset of the top-left point in the first tile   |
| 7:5          | /          | /           | /   |
| 4:0          | R/W        | 0x0         | X_OFFSET0<br>The x offset of the top-left point in the first tile   |

## **DEFE\_TB\_OFF2\_REG**

| Offset: 0x38 |            |             | Register Name: DEFE_TB_OFF2_REG                                     |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:21        | /          | /           | /   |
| 20:16        | R/W        | 0x0         | X_OFFSET1<br>The x offset of the bottom-right point in the end tile |
| 15:13        | /          | /           | /   |
| 12:8         | R/W        | 0x0         | Y_OFFSET0<br>The y offset of the top-left point in the first tile   |
| 7:5          | /          | /           | /   |

|     |     |     |   |
|-----|-----|-----|---|
| 4:0 | R/W | 0x0 | X_OFFSET0<br>The x offset of the top-left point in the first tile |
|-----|-----|-----|---|

## DEFE\_LINESTRD0\_REG

| Offset: 0x40 |            |             | Register Name: DEFE_LINESTRD0_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0x0         | <p>LINE_STRIDE</p> <p>In tile-based type</p> <p>The stride length is the distance from the start of the end line in one tile to the start of the first line in next tile(here next tile is in vertical direction)</p> <p>In non-tile-based type</p> <p>The stride length is the distance from the start of one line to the start of the next line.</p> |

## DEFE\_LINESTRD1\_REG

| Offset: 0x44 |            |             | Register Name: DEFE_LINESTRD1_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0x0         | <p>LINE_STRIDE</p> <p>In tile-based type</p> <p>The stride length is the distance from the start of the end line in one tile to the start of the first line in next tile(here next tile is in vertical direction)</p> <p>In non-tile-based type</p> <p>The stride length is the distance from the start of one line to the start of the next line.</p> |

## DEFE\_LINESTRD2\_REG

| Offset: 0x48 |            |             | Register Name: DEFE_LINESTRD2_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0x0         | <p>LINE_STRIDE</p> <p>In tile-based type</p> <p>The stride length is the distance from the start of the end line in one tile to the start of the first line in next tile(here next tile is in vertical direction)</p> <p>In non-tile-based type</p> <p>The stride length is the distance from the start of one line to the start of the next line.</p> |

## **DEFE\_INPUT\_FMT\_REG**

| Offset: 0x4C |            |             | Register Name: DEFE_INPUT_FMT_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:17        | /          | /           | /  |
| 16           | R/W        | 0x0         | <b>BYTE_SEQ</b><br>Input data byte sequence selection<br>0: P3P2P1P0(word)<br>1: POP1P2P3(word)  |
| 15:13        | /          | /           | /  |
| 12           | R/W        | 0x0         | <b>SCAN_MOD</b><br>Scanning Mode selection<br>0: non-interlace<br>1: interlace   |
| 11           | /          | /           | /  |
| 10:8         | R/W        | 0x0         | <b>DATA_MOD</b><br>Input data mode selection<br>000: non-tile-based planar data<br>001: interleaved data<br>010: non-tile-based UV combined data<br>100: tile-based planar data<br>110: tile-based UV combined data<br>other: reserved   |
| 7            | /          | /           | /  |
| 6:4          | R/W        | 0x0         | <b>DATA_FMT</b><br>Input component data format<br>In non-tile-based planar data mode:<br>000: YUV 4:4:4<br>001: YUV 4:2:2<br>010: YUV 4:2:0<br>011: YUV 4:1:1<br>101: RGB888<br>Other: Reserved<br><br>In interleaved data mode:<br>000: YUV 4:4:4<br>001: YUV 4:2:2<br>101: ARGB8888<br>Other: reserved<br><br>In non-tile-based UV combined data mode:<br>001: YUV 4:2:2<br>010: YUV 4:2:0 |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | <p>011: YUV 4:1:1<br/>Other: reserved</p> <p>In tile-based planar data mode:</p> <p>001: YUV 4:2:2<br/>010: YUV 4:2:0<br/>011: YUV 4:1:1<br/>Other: Reserved</p> <p>In tile-based UV combined data mode:</p> <p>001: YUV 4:2:2<br/>010: YUV 4:2:0<br/>011: YUV 4:1:1<br/>Other: reserved</p>  |
| 3:2 | /   | /   | /   |
| 1:0 | R/W | 0x0 | <p>DATA_PS<br/>Pixel sequence</p> <p>In interleaved YUV422 data mode:</p> <p>00: Y1VOY0U0<br/>01: VOY1U0Y0<br/>10: Y1U0Y0V0<br/>11: U0Y1V0Y0</p> <p>In interleaved YUV444 data mode:</p> <p>00: VUYA<br/>01: AYUV<br/>Other: reserved</p> <p>In UV combined data mode: (UV component)</p> <p>00: V1U1V0U0<br/>01: U1V1U0V0<br/>Other: reserved</p> <p>In interleaved ARGB8888 data mode:</p> <p>00: BGRA<br/>01: ARGB<br/>Other: reserved</p> |

## DEFE\_WB\_ADDR\_REG

| Offset: 0x50 |            |             | Register Name: DEFE_WB_ADDR_REG                        |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0x0         | WB_ADDR<br>Write-back address setting for output data. |

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|--|--|--|--|

## DEFE\_OUTPUT\_FMT\_REG

| Offset: 0x5C |            |             | Register Name: DEFE_OUTPUT_FMT_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:18        | /          | /           | /  |
| 17:16        | R/W        | 0           | WB_Ch_Sel<br>Write back channel select(chsel)<br>0/1: Ch3<br>2: Ch4<br>3: Ch5<br>Other: reserved   |
| 15:9         | /          | /           | /  |
| 8            | R/W        | 0x0         | BYTE_SEQ<br>Output data byte sequence selection<br>0: P3P2P1P0(word)<br>1: P0P1P2P3(word)<br>For ARGB, when this bit is 0, the byte sequence is BGRA, and when this bit is 1, the byte sequence is ARGB;   |
| 7:5          | /          | /           | /  |
| 4            | R/W        | 0x0         | SCAN_MOD<br>Output interlace enable<br>0: disable<br>1: enable<br>When output interlace enable, scaler selects YUV initial phase according to LCD field signal   |
| 3            | /          | /           | /  |
| 2:0          | R/W        | 0x0         | DATA_FMT<br>Data format<br>000: planar RGB888 conversion data format<br>001: interleaved BGRA8888 conversion data format (Alpha always 0xff)<br>010: interleaved ARGB8888 conversion data format (Alpha always 0xff)<br>100: planar YUV 444<br>101: planar YUV 420(only support YUV input and not interleaved mode)<br>110: planar YUV 422(only support YUV input)<br>111: planar YUV 411(only support YUV input)<br>Other: reserved |

## **DEFE\_INT\_EN\_REG**

| Offset: 0x60 |            |             | Register Name: DEFE_INT_EN_REG                                      |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:11        | /          | /           | /   |
| 10           | R/W        | 0x0         | REG_LOAD_EN<br>Register ready load interrupt enable                 |
| 9            | R/W        | 0x0         | LINE_EN<br>Line interrupt enable                                    |
| 8            | /          | /           | /   |
| 7            | R/W        | 0x0         | WB_EN<br>Write-back end interrupt enable<br>0: Disable<br>1: Enable |
| 6:0          | /          | /           | /   |

## **DEFE\_INT\_STATUS\_REG**

| Offset: 0x64 |            |             | Register Name: DEFE_INT_STATUS_REG                      |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:11        | /          | /           | /   |
| 10           | R/W        | 0x0         | REG_LOAD_STATUS<br>Register ready load interrupt status |
| 9            | R/W        | 0x0         | LINE_STATUS<br>Line interrupt status                    |
| 8            | /          | /           | /   |
| 7            | R/W        | 0x0         | WB_STATUS<br>Write-back end interrupt status            |
| 6:0          | /          | /           | /   |

## **DEFE\_STATUS\_REG**

| Offset: 0x68 |            |             | Register Name: DEFE_STATUS_REG                            |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:29        | /          | /           | /   |
| 28:16        | R          | 0x0         | LINE_ON_SYNC<br>Line number(when sync reached)            |
| 15           | R/W        | 0x0         | WB_ERR_SYNC<br>Sync reach flag when capture in process    |
| 14           | R/W        | 0x0         | WB_ERR_LOSEDATA<br>Lose data flag when capture in process |
| 13           | /          | /           | /   |
| 12           | R          | 0x0         | WB_ERR_STATUS   |

|      |   |     |  |
|------|---|-----|--|
|      |   |     | write-back error status<br>0: valid write back<br>1: un-valid write back<br>This bit is cleared through write 0 to reset/start bit in frame control register   |
| 11   | R | 0x0 | COEF_ACCESS_STATUS<br>Fir coef access status<br>0: scaler module can access fir coef ram<br>1: CPU can access fir coef ram<br>This bit must be 1 before CPU access fir coef ram. When this bit is 1, scaler module will fetch 0x00004000 from ram.   |
| 10:6 | / | /   | /  |
| 5    | R | 0x0 | LCD_FIELD<br>LCD field status<br>0: top field<br>1: bottom field   |
| 4    | R | 0x0 | DRAM_STATUS<br>Access dram status<br>0: idle<br>1: busy<br>This flag indicates whether DEFE is accessing dram  |
| 3    | / | /   | /  |
| 2    | R | 0x0 | CFG_PENDING<br>Register configuration pending<br>0: no pending<br>1: configuration pending<br><br>This bit indicates the registers for the next frame has been configured. This bit will be set when configuration ready bit is set and this bit will be cleared when a new frame process begin.   |
| 1    | R | 0x0 | WB_STATUS<br>Write-back process status<br>0: write-back end or write-back disable<br>1: write-back in process<br><br>This flag indicates that a full frame has not been written back to memory. The bit will be set when write-back enable bit is set, and be cleared when write-back process end. |
| 0    | R | 0x0 | FRM_BUSY<br>Frame busy.<br>This flag indicates that the frame is being processed.  |

|  |  |  |   |
|--|--|--|---|
|  |  |  | The bit will be set when frame process reset & start is set, and be cleared when frame process reset or disabled. |
|--|--|--|---|

## **DEFE\_CSC\_COEF00\_REG**

| Offset: 0x70 |            |             | Register Name: DEFE_CSC_COEF00_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the Y/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF01\_REG**

| Offset: 0x74 |            |             | Register Name: DEFE_CSC_COEF01_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the Y/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF02\_REG**

| Offset: 0x78 |            |             | Register Name: DEFE_CSC_COEF02_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the Y/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF03\_REG**

| Offset: 0x7C |            |             | Register Name: DEFE_CSC_COEF03_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:14        | /          | /           | /  |
| 13:0         | R/W        | 0x0         | CONT<br>the Y/G constant<br>the value equals to coefficient*2 <sup>4</sup> |

## **DEFE\_CSC\_COEF10\_REG**

| Offset: 0x80 |            |             | Register Name: DEFE_CSC_COEF10_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the U/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF11\_REG**

| Offset: 0x84 |            |             | Register Name: DEFE_CSC_COEF11_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the U/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF12\_REG**

| Offset: 0x88 |            |             | Register Name: DEFE_CSC_COEF12_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the U/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## **DEFE\_CSC\_COEF13\_REG**

| Offset: 0x8C |            |             | Register Name: DEFE_CSC_COEF13_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:14        | /          | /           | /  |
| 13:00        | R/W        | 0x0         | CONT<br>the U/R constant<br>the value equals to coefficient*2 <sup>4</sup> |

## **DEFE\_CSC\_COEF20\_REG**

| Offset: 0x90 |            |             | Register Name: DEFE_CSC_COEF20_REG |
|--------------|------------|-------------|------------------------------------|
| Bit          | Read/Write | Default/Hex | Description                        |
| 31:13        | /          | /           | /                                  |
| 12:0         | R/W        | 0x0         | COEF<br>the V/B coefficient        |

|  |  |  |   |
|--|--|--|---|
|  |  |  | the value equals to coefficient*2 <sup>10</sup> |
|--|--|--|---|

## DEFE\_CSC\_COEF21\_REG

| Offset: 0x94 |            |             | Register Name: DEFE_CSC_COEF21_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## DEFE\_CSC\_COEF22\_REG

| Offset: 0x98 |            |             | Register Name: DEFE_CSC_COEF22_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:0         | R/W        | 0x0         | COEF<br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## DEFE\_CSC\_COEF23\_REG

| Offset: 0x9C |            |             | Register Name: DEFE_CSC_COEF23_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:14        | /          | /           | /  |
| 13:00        | R/W        | 0x0         | CONT<br>the V/B constant<br>the value equals to coefficient*2 <sup>4</sup> |

## DEFE\_WB\_LINESTRD\_EN\_REG

| Offset: 0xD0 |            |             | Register Name: DEFE_WB_LINESTRD_EN_REG                         |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:1         | /          | /           | /  |
| 0            | R/W        | 0x0         | EN<br>Write back line-stride enable<br>0: disable<br>1: enable |

## DEFE\_WB\_LINESTRD\_REG

| Offset: 0xD4 |            |             | Register Name: DEFE_WB_LINESTRD_REG |
|--------------|------------|-------------|-------------------------------------|
| Bit          | Read/Write | Default/Hex | Description                         |
| 31:1         | /          | /           | /                                   |

|   |     |     |   |
|---|-----|-----|---|
| 0 | R/W | 0x0 | LINE_STRD<br>Ch3 write back line-stride |
|---|-----|-----|---|

## **DEFE\_CH0\_INSIZE\_REG**

| Offset: 0x100 |            |             | <b>Register Name:</b> DEFE_CH0_INSIZE_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:29         | /          | /           | /  |
| 28:16         | R/W        | 0x0         | IN_HEIGHT<br>Input image Y/G component height<br>Input image height = The value of these bits add 1  |
| 15:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | IN_WIDTH<br>Input image Y/G component width<br>The image width = The value of these bits add 1<br><br>When line buffer result selection is original data, the maximum width is 1366. |

## **DEFE\_CH0\_OUTSIZE\_REG**

| Offset: 0x104 |            |             | <b>Register Name:</b> DEFE_CH0_OUTSIZE_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:29         | /          | /           | /  |
| 28:16         | R/W        | 0x0         | OUT_HEIGHT<br>Output layer Y/G component height<br>The output layer height = The value of these bits add 1   |
| 15:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | OUT_WIDTH<br>Output layer Y/G component width<br>The output layer width = The value of these bits add 1<br><br>When line buffer result selection is horizontal filtered result, the maximum width is 1366. |

## **DEFE\_CH0\_HORZFACT\_REG**

| Offset: 0x108 |            |             | <b>Register Name:</b> DEFE_CH0_HORZFACT_REG                    |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0x0         | FACTOR_INT<br>The integer part of the horizontal scaling ratio |

|      |     |     |  |
|------|-----|-----|--|
|      |     |     | the horizontal scaling ratio = input width/output width  |
| 15:0 | R/W | 0x0 | <b>FACTOR_FRAC</b><br>The fractional part of the horizontal scaling ratio<br>the horizontal scaling ratio = input width/output width |

## **DEFE\_CH0\_VERTFACT\_REG**

| Offset: 0x10C |            |             | <b>Register Name:</b> DEFE_CH0_VERTFACT_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:24         | /          | /           | /   |
| 23:16         | R/W        | 0x0         | <b>FACTOR_INT</b><br>The integer part of the vertical scaling ratio<br>the vertical scaling ratio = input height/output height      |
| 15:0          | R/W        | 0x0         | <b>FACTOR_FRAC</b><br>The fractional part of the vertical scaling ratio<br>the vertical scaling ratio = input height /output height |

## **DEFE\_CH0\_HORZPHASE\_REG**

| Offset: 0x110 |            |             | <b>Register Name:</b> DEFE_CH0_HORZPHASE_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:20         | /          | /           | /   |
| 19:0          | R/W        | 0x0         | <b>PHASE</b><br>Y/G component initial phase in horizontal (complement)<br>This value equals to initial phase * $2^{16}$ |

## **DEFE\_CH0\_VERTPHASE0\_REG**

| Offset: 0x114 |            |             | <b>Register Name:</b> DEFE_CH0_VERTPHASE0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:20         | /          | /           | /  |
| 19:0          | R/W        | 0x0         | <b>PHASE</b><br>Y/G component initial phase in vertical for top field<br>(complement)<br>This value equals to initial phase * $2^{16}$ |

## **DEFE\_CH0\_VERTPHASE1\_REG**

| Offset: 0x118 |            |             | <b>Register Name:</b> DEFE_CH0_VERTPHASE1_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:20         | /          | /           | /   |
| 19:0          | R/W        | 0x0         | PHASE<br>Y/G component initial phase in vertical for bottom field<br>(complement)<br>This value equals to initial phase * 2 <sup>16</sup> |

## **DEFE\_CH0\_HORZTAP\_REG**

| Offset: 0x120 |            |             | <b>Register Name:</b> DEFE_CH0_HORZTAP_REG |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                |
| 31            | /          | /           | /  |
| 30:24         | R/W        | 0x1         | TAP3<br>Tap 3 offset in horizontal         |
| 23            | /          | /           | /  |
| 22:16         | R/W        | 0x1         | TAP2<br>Tap 2 offset in horizontal         |
| 15            | /          | /           | /  |
| 14:8          | R/W        | 0x1         | TAP1<br>Tap 1 offset in horizontal         |
| 7             | /          | /           | /  |
| 6:0           | R/W        | 0x7D        | TAP0<br>Tap 0 offset in horizontal         |

## **DEFE\_CH0\_VERTTAP\_REG**

| Offset: 0x128 |            |             | <b>Register Name:</b> DEFE_CH0_VERTTAP_REG |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                |
| 31            | /          | /           | /  |
| 30:24         | R/W        | 0x1         | TAP3<br>Tap 3 offset in vertical           |
| 23            | /          | /           | /  |
| 22:16         | R/W        | 0x1         | TAP2<br>Tap 2 offset in vertical           |
| 15            | /          | /           | /  |
| 14:8          | R/W        | 0x1         | TAP1<br>Tap 1 offset in vertical           |
| 7             | /          | /           | /  |
| 6:0           | R/W        | 0x7F        | TAP0<br>Tap 0 offset in vertical           |

## **DEFE\_CH1\_INSIZE\_REG**

| Offset: 0x200 |            |             | <b>Register Name:</b> DEFE_CH1_INSIZE_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28:16         | R/W        | 0x0         | <b>IN_HEIGHT</b><br>Input image U/R component height<br>Input image height = The value of these bits add 1  |
| 15:13         | /          | /           | /   |
| 12:0          | R/W        | 0x0         | <b>IN_WIDTH</b><br>Input image U/R component width<br>The image width = The value of these bits add 1<br><br>When line buffer result selection is original data, the maximum width is 1366. |

## **DEFE\_CH1\_OUTSIZE\_REG**

| Offset: 0x204 |            |             | <b>Register Name:</b> DEFE_CH1_OUTSIZE_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28:16         | R/W        | 0x0         | <b>OUT_HEIGHT</b><br>Output layer U/R component height<br>The output layer height = The value of these bits add 1   |
| 15:13         | /          | /           | /   |
| 12:0          | R/W        | 0x0         | <b>OUT_WIDTH</b><br>Output layer U/R component width<br>The output layer width = The value of these bits add 1<br><br>When line buffer result selection is horizontal filtered result, the maximum width is 1366. |

## **DEFE\_CH1\_HORZFACT\_REG**

| Offset: 0x208 |            |             | <b>Register Name:</b> DEFE_CH1_HORZFACT_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0x0         | <b>FACTOR_INT</b><br>The integer part of the horizontal scaling ratio<br>the horizontal scaling ratio = input width/output width |

|      |     |     |   |
|------|-----|-----|---|
| 15:0 | R/W | 0x0 | FACTOR_FRAC<br>The fractional part of the horizontal scaling ratio<br>the horizontal scaling ratio = input width/output width |
|------|-----|-----|---|

## DEFE\_CH1\_VERTFACT\_REG

| Offset: 0x20C |            |             | <b>Register Name:</b> DEFE_CH1_VERTFACT_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0x0         | FACTOR_INT<br>The integer part of the vertical scaling ratio<br>the vertical scaling ratio = input height/output height      |
| 15:0          | R/W        | 0x0         | FACTOR_FRAC<br>The fractional part of the vertical scaling ratio<br>the vertical scaling ratio = input height /output height |

## DEFE\_CH1\_HORZPHASE\_REG

| Offset: 0x210 |            |             | <b>Register Name:</b> DEFE_CH1_HORZPHASE_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:20         | /          | /           | /   |
| 19:0          | R/W        | 0x0         | PHASE<br>U/R component initial phase in horizontal (complement)<br>This value equals to initial phase * 2 <sup>16</sup> |

## DEFE\_CH1\_VERTPHASE0\_REG

| Offset: 0x214 |            |             | <b>Register Name:</b> DEFE_CH1_VERTPHASE0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:20         | /          | /           | /  |
| 19:0          | R/W        | 0x0         | PHASE<br>U/R component initial phase in vertical for top field<br>(complement)<br>This value equals to initial phase * 2 <sup>16</sup> |

## DEFE\_CH1\_VERTPHASE1\_REG

| Offset: 0x218 |            |             | <b>Register Name:</b> DEFE_CH1_VERTPHASE1_REG |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                                   |
| 31:20         | /          | /           | /   |
| 19:0          | R/W        | 0x0         | PHASE   |

|  |  |  |  |
|--|--|--|--|
|  |  |  | U/R component initial phase in vertical for bottom field<br>(complement)<br>This value equals to initial phase * 2 <sup>16</sup> |
|--|--|--|--|

## DEFE\_CH1\_HORZTAP\_REG

| Offset: 0x220 |            |             | Register Name: DEFE_CH1_HORZTAP_REG |
|---------------|------------|-------------|-------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                         |
| 31            | /          | /           | /                                   |
| 30:24         | R/W        | 0x1         | TAP3<br>Tap 3 offset in horizontal  |
| 23            | /          | /           | /                                   |
| 22:16         | R/W        | 0x1         | TAP2<br>Tap 2 offset in horizontal  |
| 15            | /          | /           | /                                   |
| 14:8          | R/W        | 0x1         | TAP1<br>Tap 1 offset in horizontal  |
| 7             | /          | /           | /                                   |
| 6:0           | R/W        | 0x7D        | TAP0<br>Tap 0 offset in horizontal  |

## DEFE\_CH1\_VERTTAP\_REG

| Offset: 0x228 |            |             | Register Name: DEFE_CH1_VERTTAP_REG |
|---------------|------------|-------------|-------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                         |
| 31            | /          | /           | /                                   |
| 30:24         | R/W        | 0x1         | TAP3<br>Tap 3 offset in vertical    |
| 23            | /          | /           | /                                   |
| 22:16         | R/W        | 0x1         | TAP2<br>Tap 2 offset in vertical    |
| 15            | /          | /           | /                                   |
| 14:8          | R/W        | 0x1         | TAP1<br>Tap 1 offset in vertical    |
| 7             | /          | /           | /                                   |
| 6:0           | R/W        | 0x7F        | TAP0<br>Tap 0 offset in vertical    |

## DEFE\_CH0\_HORZCOEF\_REGN (N=0 :31)

| Offsetn: 0x400+N*4 |            |             | Register Name: DEFE_CH0_HORZCOEF_REGN |
|--------------------|------------|-------------|---------------------------------------|
| Bit                | Read/Write | Default/Hex | Description                           |
| 31:24              | R/W        | 0x0         | TAP3<br>Horizontal tap3 coefficient   |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | The value equals to coefficient*2 <sup>6</sup>  |
| 23:16 | R/W | 0x0 | TAP2<br>Horizontal tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:8  | R/W | 0x0 | TAP1<br>Horizontal tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 7:0   | R/W | 0x0 | TAP0<br>Horizontal tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

### **DEFE\_CH0\_VERTCOEF\_REGN (N=0 :31)**

| Offsetn: 0x500+N*4 |            |             | <b>Register Name:</b> DEFE_CH0_VERTCOEF_REGN  |
|--------------------|------------|-------------|---|
| Bit                | Read/Write | Default/Hex | Description   |
| 31:24              | R/W        | 0x0         | TAP3<br>Vertical tap3 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 23:16              | R/W        | 0x0         | TAP2<br>Vertical tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:8               | R/W        | 0x0         | TAP1<br>Vertical tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 7:0                | R/W        | 0x0         | TAP0<br>Vertical tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

### **DEFE\_CH1\_HORZCOEF\_REGN (N=0 :31)**

| Offsetn: 0x600+N*4 |            |             | <b>Register Name:</b> DEFE_CH1_HORZCOEF_REGN  |
|--------------------|------------|-------------|---|
| Bit                | Read/Write | Default/Hex | Description   |
| 31:24              | R/W        | 0x0         | TAP3<br>Horizontal tap3 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

|       |     |     |   |
|-------|-----|-----|---|
| 23:16 | R/W | 0x0 | TAP2<br>Horizontal tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:8  | R/W | 0x0 | TAP1<br>Horizontal tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 7:0   | R/W | 0x0 | TAP0<br>Horizontal tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

## **DEFE\_CH1\_VERTCOEF\_REGN (N=0 :31)**

| Offsetn: 0x700+N*4 |            |             | <b>Register Name:</b> DEFE_CH1_VERTCOEF_REGN  |
|--------------------|------------|-------------|---|
| Bit                | Read/Write | Default/Hex | Description   |
| 31:24              | R/W        | 0x0         | TAP3<br>Vertical tap3 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 23:16              | R/W        | 0x0         | TAP2<br>Vertical tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:8               | R/W        | 0x0         | TAP1<br>Vertical tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 7:0                | R/W        | 0x0         | TAP0<br>Vertical tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

## 5.4 Display Engine Back-End

### 5.4.1 Overview

The display engine back-end (DEBE) provides overlay and alpha blending functions after receiving data from DEFE or SDRAM. After alpha blended, the data will either be delivered to Color Correction for image enhancement, or bypassed to flowing part LCD, etc.

The DEBE has two pipes data path.

The DEBE features:

- Support layer size up to 2048x2048 pixels
- Support four layers overlay in one pipe
- Support alpha blending
- Support pre-multiply alpha image data
- Support color key
- Support output color correction
- Supported input formats: RGB655 / RGB565 / RGB556 / RGB888 / ARGB1555 / ARGB4444 / RGB8888 / iYUV422 / iYUV444 / YUV422 / YUV420 / YUV411

### 5.4.2 DEBE Block Diagram




Figure 5.4-1 DEBE Block Diagram

### 5.4.3 DEBE Register List

| Module name | Base address |
|-------------|--------------|
| DEBE        | 0x01E6 0000  |

| Register name          | Offset        | Description  |
|------------------------|---------------|--|
| DEBE_MODCTL_REG        | 0x800         | DE back-end mode control register                    |
| DEBE_BACKCOLOR_REG     | 0x804         | DE-back color control register                       |
| DEBE_DISSIZE_REG       | 0x808         | DE-back display size setting register                |
| DEBE_LAYSIZE_REG       | 0x810 – 0x81C | DE-layer size register                               |
| DEBE_LAYCOOR_REG       | 0x820 – 0x82C | DE-layer coordinate control register                 |
| DEBE_LAYLINEWIDTH_REG  | 0x840 – 0x84C | DE-layer frame buffer line width register            |
| DEBE_LAYFB_L32ADD_REG  | 0x850 – 0x85C | DE-layer frame buffer low 32 bit address register    |
| DEBE_LAYFB_H4ADD_REG   | 0x860         | DE-layer frame buffer high 4 bit address register    |
| DEBE_REGBUFFCTL_REG    | 0x870         | DE-Register buffer control register                  |
| DEBE_CKMAX_REG         | 0x880         | DE-color key MAX register                            |
| DEBE_CKMIN_REG         | 0x884         | DE-color key MIN register                            |
| DEBE_CKCFG_REG         | 0x888         | DE-color key configuration register                  |
| DEBE_ATTCTL_REG0       | 0x890 – 0x89C | DE-layer attribute control register0                 |
| DEBE_ATTCTL_REG1       | 0x8A0 – 0x8AC | DE-layer attribute control register1                 |
| DEBE_IYUVCTL_REG       | 0x920         | DE backend input YUV channel control register        |
| DEBE_IYUVADD_REG       | 0x930 – 0x938 | DE backend YUV channel frame buffer address register |
| DEBE_IYUVLINewidth_REG | 0x940 – 0x948 | DE backend YUV channel buffer line width register    |
| DEBE_YGCOEF_REG        | 0x950 – 0x958 | DE backend Y/G coefficient register                  |
| DEBE_YGCONS_REG        | 0x95C         | DE backend Y/G constant register                     |
| DEBE_URCOEF_REG        | 0x960 – 0x968 | DE backend U/R coefficient register                  |
| DEBE_URCONS_REG        | 0x96C         | DE backend U/R constant register                     |
| DEBE_VBCOEF_REG        | 0x970 – 0x978 | DE backend V/B coefficient register                  |
| DEBE_VBCONS_REG        | 0x97C         | DE backend V/B constant register                     |
| DEBE_OCCCTL_REG        | 0x9C0         | DE backend output color control register             |
| DEBE_OCRCOEF_REG       | 0x9D0-0x9D8   | DE backend output color R coefficient register       |
| DEBE_OCRCONS_REG       | 0x9DC         | DE backend output color R constant register          |
| DEBE_OCGCOEF_REG       | 0x9E0-0x9E8   | DE backend output color G coefficient register       |
| DEBE_OCGCONS_REG       | 0x9EC         | DE backend output color G constant register          |
| DEBE_OCBCOEF_REG       | 0x9F0-0x9F8   | DE backend output color B coefficient register       |

|                  |       |   |
|------------------|-------|---|
| DEBE_OCBCONS_REG | 0x9FC | DE backend output color B constant register |
|------------------|-------|---|

### 5.4.4 DEBE Register Description

#### DE back-end mode control register

| Offset: 0x800 |            |             | Register Name: DEBE_MODCTL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:30         | /          | /           | /   |
| 29            | R/W        | 0           | LINE_SEL<br>Start top/bottom line selection in interlace mode             |
| 28            | R/W        | 0           | ITLMOD_EN<br>Interlace mode enable<br>0:disable<br>1:enable               |
| 27            | /          | /           | /   |
| 22:20         | R/W        | 0           | OUT_SEL<br>Output selection<br>000:LCD<br>110:FEO only<br>Other: reserved |
| 19:18         | /          | /           | /   |
| 17            | R/W        | 0           | OSCA_EN<br>Output scaling function enable<br>0:disable<br>1:enable        |
| 16:12         | /          | /           | /   |
| 11            | R/W        | 0           | LAY3_EN<br>Layer3 Enable/Disable<br>0: Disabled<br>1: Enabled             |
| 10            | R/W        | 0           | LAY2_EN<br>Layer2 Enable/Disable<br>0: Disabled<br>1: Enabled             |
| 9             | R/W        | 0           | LAY1_EN<br>Layer1 Enable/Disable<br>0: Disabled<br>1: Enabled             |
| 8             | R/W        | 0           | LAY0_EN<br>Layer0 Enable/Disable<br>0: Disabled<br>1: Enabled             |
| 7:2           | /          | /           | /   |
| 1             | R/W        | 0           | START_CTL   |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | Normal output channel Start & Reset control<br>0: reset<br>1: start |
| 0 | R/W | 0 | DEBE_EN<br>DE back-end enable/disable<br>0: disable<br>1: enable    |

## DE-back color control register

| Offset: 0x804 |            |             | Register Name: DEBE_BACKCOLOR_REG                        |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | UDF         | BK_RED<br>Red<br>Red screen background color value       |
| 15:8          | R/W        | UDF         | BK_GREEN<br>Green<br>Green screen background color value |
| 7:0           | R/W        | UDF         | BK_BLUE<br>Blue<br>Blue screen background color value    |

## DE-back display size setting register

| Offset: 0x808 |            |             | Register Name: DEBE_DISSIZE_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | R/W        | UDF         | DIS_HEIGHT<br>Display height<br>The real display height = The value of these bits add 1 |
| 15:0          | R/W        | UDF         | DIS_WIDTH<br>Display width<br>The real display width = The value of these bits add 1    |

## DE-layer size register

| Offset:<br>Layer 0: 0x810<br>Layer 1: 0x814<br>Layer 2: 0x818<br>Layer 3: 0x81C |            |             | Register Name: DEBE_LAYSIZE_REG |
|---|------------|-------------|---------------------------------|
| Bit   | Read/Write | Default/Hex | Description                     |
| 31:29   | /          | /           | /                               |
| 28:16   | R/W        | UDF         | LAY_HEIGHT                      |

|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | Layer Height<br>The Layer Height = The value of these bits add 1            |
| 15:13 | /   | /   | /   |
| 12:0  | R/W | UDF | LAY_WIDTH<br>Layer Width<br>The Layer Width = The value of these bits add 1 |

## DE-layer coordinate control register

| Offset:<br>Layer 0: 0x820<br>Layer 1: 0x824<br>Layer 2: 0x828<br>Layer 3: 0x82C |            |             | Register Name: DEBE_LAYCOOR_REG  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:16   | R/W        | UDF         | LAY_YCOOR<br>Y coordinate<br>Y is the left-top y coordinate of layer on screen in pixels<br><br>The Y represent the two's complement |
| 15:0  | R/W        | UDF         | LAY_XCOOR<br>X coordinate<br>X is left-top x coordinate of the layer on screen in pixels<br><br>The X represent the two's complement |

**Note:** Setting the layer0-layer3 the coordinate (left-top) on screen control information

## DE-layer frame buffer line width register

| Offset:<br>Layer 0: 0x840<br>Layer 1: 0x844<br>Layer 2: 0x848<br>Layer 3: 0x84C |            |             | Register Name: DEBE_LAYLINEWIDTH_REG                   |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:0  | R/W        | UDF         | LAY_LINEWIDTH<br>Layer frame buffer line width in bits |

**Note:** If the layer is selected by video channel or YUV channel, the setting of this register will be ignored.

## DE-layer frame buffer low 32 bit address register

|   |  |  |                                      |
|---|--|--|--------------------------------------|
| Offset:<br>Layer 0: 0x850<br>Layer 1: 0x854 |  |  | Register Name: DEBE_LAYFB_L32ADD_REG |
|---|--|--|--------------------------------------|

| Layer 2: 0x858<br>Layer 3: 0x85C |            |             |   |
|----------------------------------|------------|-------------|---|
| Bit                              | Read/Write | Default/Hex | Description   |
| 31:0                             | R/W        | UDF         | LAYFB_L32ADD<br>Buffer start Address<br>Layer Frame start Buffer Address in bit |

**Note:** If the layer is selected by video channel or YUV channel, the setting of this register will be ignored.

## DE-layer frame buffer high 4 bit address register

| Offset: 0x860 |            |             | Register Name: DEBE_LAYFB_H4ADD_REG                         |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | /          | /           | /   |
| 27:24         | R/W        | UDF         | LAY3FB_H4ADD<br>Layer3<br>Layer Frame Buffer Address in bit |
| 23:20         | /          | /           | /   |
| 19:16         | R/W        | UDF         | LAY2FB_H4ADD<br>Layer2<br>Layer Frame Buffer Address in bit |
| 15:12         | /          | /           | /   |
| 11:8          | R/W        | UDF         | LAY1FB_H4ADD<br>Layer1<br>Layer Frame Buffer Address in bit |
| 7:4           | /          | /           | /   |
| 3:0           | R/W        | UDF         | LAY0FB_H4ADD<br>Layer0<br>Layer Frame Buffer Address in bit |

**Note:** If the layer is selected by video channel or YUV channel, the setting of this register will be ignored.

## DE-Register buffer control register

| Offset: 0x870 |            |             | Register Name: DEBE_REGBUFFCTL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:2          | /          | /           | /   |
| 1             | R/W        | 0X00        | REGAUTOLOAD_DIS<br>Module registers loading auto mode disable control<br>0: registers auto loading mode<br>1: disable registers auto loading mode, the registers will be loaded by write 1 to bit0 of this register |
| 0             | R/W        | 0X00        | REGLOADCTL<br>Register load control<br>When the Module registers loading auto mode disable control bit is set, the registers will be loaded by write 1 to   |

|  |  |  |  |
|--|--|--|--|
|  |  |  | the bit, and the bit will self clean when the registers is loading done. |
|--|--|--|--|

## DE-color key MAX register

| Offset: 0x880 |            |             | Register Name: DEBE_CKMAX_REG           |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                             |
| 31:24         | /          | /           | /                                       |
| 23:16         | R/W        | UDF         | CKMAX_R<br>Red<br>Red color key max     |
| 15:8          | R/W        | UDF         | CKMAX_G<br>Green<br>Green color key max |
| 7:0           | R/W        | UDF         | CKMAX_B<br>Blue<br>Blue color key max   |

## DE-color key MIN register

| Offset: 0x884 |            |             | Register Name: DEBE_CKMIN_REG           |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                             |
| 31:24         | /          | /           | /                                       |
| 23:16         | R/W        | UDF         | CKMIN_R<br>Red<br>Red color key min     |
| 15:8          | R/W        | UDF         | CKMIN_G<br>Green<br>Green color key min |
| 7:0           | R/W        | UDF         | CKMIN_B<br>Blue<br>Blue color key min   |

## DE-color key configuration register

| Offset: 0x888 |            |             | Register Name: DEBE_CKCFG_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:6          | /          | /           | /   |
| 5:4           | R/W        | UDF         | CKR_MATCH<br>Red Match Rule<br>00: always match<br>01: always match<br>10: match if (Color Min=<Color<=Color Max) |

|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | 11: match if (Color>Color Max or Color<Color Min)  |
| 3:2 | R/W | UDF | CKG_MATCH<br>Green Match Rule<br>00: always match<br>01: always match<br>10: match if (Color Min=<Color<=Color Max)<br>11: match if (Color>Color Max or Color<Color Min) |
| 1:0 | R/W | UDF | CKB_MATCH<br>Blue Match Rule<br>00: always match<br>01: always match<br>10: match if (Color Min=<Color<=Color Max)<br>11: match if (Color>Color Max or Color<Color Min)  |

## DE-layer attribute control register0

| Offset:<br>Layer0: 0x890<br>Layer1: 0x894<br>Layer2: 0x898<br>Layer3: 0x89C |            |             | Register Name: DEBE_ATTCTL_REG0  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:24   | R/W        | UDF         | LAY_GLBALPHA<br>Alpha value<br>Alpha value is used for this layer  |
| 23:22   | R/W        | UDF         | LAY_WORKMOD<br>Layer working mode selection<br>00: normal mode (Non-Index mode)  |
| 21:20   | R/W        | UDF         | PREMUL<br>0: normal input layer<br>1: pre-multiply input layer<br>Other: reserved  |
| 19:18   | R/W        | UDF         | CKEN<br>Color key Mode<br>00: disabled color key<br>01: The layer color key match another channel pixel data in Alpha Blender1.<br>1x: Reserved<br><br>Only 2 channels pixel data can get to Alpha Blender1 at the same screen coordinate. |
| 17:16   | /          | /           | /  |
| 15  | R/W        | UDF         | LAY_PIPESEL<br>Pipe Select   |

|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | 0: select Pipe 0<br>1: select Pipe 1   |
| 14:12 | /   | /   | /  |
| 11:10 | R/W | UDF | <p>LAY_PRISEL<br/>Priority<br/>The rule is: 11&gt;10&gt;01&gt;00</p> <p>When more than 2 layers are enabled, the priority value of each layer must be different, soft designer must keep the condition.</p> <p>If more than 1 layer selects the same pipe, in the overlapping area, only the pixel of highest priority layer can pass the pipe to blender1.</p> <p>If both 2 pipes are selected by layers, in the overlapping area, the alpha value will use the alpha value of higher priority layer in the blender1.</p> |
| 9:5   | /   | /   | /  |
| 4     | R/W | UDF | <p>LAY_VDOSEL<br/>Video channel selection control<br/>0:select video channel 0 (FEO)<br/>1: Reserved<br/>The selection setting is only valid when Layer video channel selection is enabled.</p>  |
| 3     | /   | /   | /  |
| 2     | R/W | UDF | <p>LAY_YUVEN<br/>YUV channel selection<br/>0: disable<br/>1: enable</p> <p>Setting 2 or more layers YUV channel mode is illegal, programmer should confirm it.</p>   |
| 1     | R/W | UDF | <p>LAY_VDOEN<br/>Layer video channel selection enable control<br/>0: disable<br/>1: enable</p> <p>Normally, one layer can not be set both video channel and YUV channel mode, if both 2 mode is set, the layer will work in video channel mode, YUV channel mode will be ignored, programmer should confirm it.</p> <p>Setting 2 or more layers video channel mode is illegal,</p>   |

|   |     |     |   |
|---|-----|-----|---|
|   |     |     | programmer should confirm it.   |
| 0 | R/W | UDF | <p>LAY_GLBALPHAEN<br/>Alpha Enable<br/>0: Disabled the alpha value of this register<br/>1: Enabled the alpha value of this register for the layer</p> |

## DE-layer attribute control register1

| Offset:<br>Layer0: 0x8A0<br>Layer1: 0x8A4<br>Layer2: 0x8A8<br>Layer3: 0x8AC |            |             | Register Name: DEBE_ATTCTL_REG1  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:16   | /          | /           | /  |
| 15:14   | R/W        | UDF         | <p>LAY_HSCAFCT<br/>Setting the internal frame buffer scaling factor, only valid in internal frame buffer mode<br/>SH<br/>Height scale factor<br/>00: no scaling<br/>01: *2<br/>10: *4<br/>11: Reserved</p>   |
| 13:12   | R/W        | UDF         | <p>LAY_WSCAFCT<br/>Setting the internal frame buffer scaling factor, only valid in internal frame buffer mode<br/>SW<br/>Width scale factor<br/>00: no scaling<br/>01: *2<br/>10: *4<br/>11: Reserved</p>  |
| 11:8  | R/W        | UDF         | <p>LAY_FBFMT<br/>Frame buffer format<br/>Normal mode data format<br/>00XX: Reserved<br/>0100: color 16-bpp (R:6/G:5/B:5)<br/>0101: color 16-bpp (R:5/G:6/B:5)<br/>0110: color 16-bpp (R:5/G:5/B:6)<br/>0111: color 16-bpp (Alpha:1/R:5/G:5/B:5)<br/>1000: color 16-bpp (R:5/G:5/B:5/Alpha:1)<br/>1001: color 24-bpp (Padding:8/R:8/G:8/B:8)<br/>1010: color 32-bpp (Alpha:8/R:8/G:8/B:8)</p> |

|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 1011: color 24-bpp (R:8/G:8/B:8)<br>1100: color 16-bpp (Alpha:4/R:4/G:4/B:4)<br>1101: color 16-bpp (R:4/G:4/B:4/Alpha:4)<br>Other: Reserved |
| 7:3 | /   | /   | /   |
| 2   | R/W | UDF | LAY_BRSWAPEN<br>B R channel swap<br>0: RGB. Follow the bit[11:8]---RGB<br>1: BGR. Swap the B R channel in the data format.                  |
| 1:0 | R/W | UDF | LAY_Fbps<br>PS<br>Pixels Sequence<br>See the follow table "Pixels Sequence"   |

## DE backend input YUV channel control register

| Offset: 0x920 |            |             | Register Name: DEBE_IYUVCTL_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:12         | R/W        | UDF         | IYUV_FBFMT<br>Input data format<br>000: planar YUV 411<br>001: planar YUV 422<br>010: planar YUV 444<br>011: interleaved YUV 422<br>100: interleaved YUV 444<br>Other: illegal   |
| 11:10         | /          | /           | /  |
| 9:8           | R/W        | UDF         | IYUV_Fbps<br>Pixel sequence<br>In planar data format mode:<br>00: Y3Y2Y1Y0<br>01: Y0Y1Y2Y3 (the other 2 components are same)<br>Other: illegal<br>In interleaved YUV 422 data format mode:<br>00: UYVY<br>01: YUYV<br>10: VYUY<br>11: YYVU<br>In interleaved YUV 444 data format mode:<br>00: AYUV<br>01: VUYA<br>Other: illegal |
| 7:5           | /          | /           | /  |

|     |     |     |  |
|-----|-----|-----|--|
| 4   | R/W | UDF | IYUV_LINNEREN<br>0:<br>linner<br>1:                              |
| 3:1 | /   | /   | /  |
| 0   | R/W | UDF | IYUV_EN<br>YUV channel enable control<br>0: disable<br>1: enable |

Source data input data ports:

| Input buffer channel | Planar YUV | Interleaved YUV |
|----------------------|------------|-----------------|
| Channel0             | Y          | YUV             |
| Channel1             | U          | -               |
| Channel2             | V          | -               |

## DE backend YUV channel frame buffer address register

| Offset:<br>Channel 0 : 0x930<br>Channel 1 : 0x934<br>Channel 2 : 0x938 |            |             | Register Name: DEBE_IYUVADD_REG                            |
|--|------------|-------------|--|
| Bit  | Read/Write | Default/Hex | Description  |
| 31:0   | R/W        | UDF         | IYUV_ADD<br>Buffer Address<br>Frame buffer address in BYTE |

## DE backend YUV channel buffer line width register

| Offset:<br>Channel 0 : 0x940<br>Channel 1 : 0x944<br>Channel 2 : 0x948 |            |             | Register Name: DEBE_IYUVLINEWIDTH_REG  |
|--|------------|-------------|--|
| Bit  | Read/Write | Default/Hex | Description  |
| 31:0   | R/W        | UDF         | IYUV_LINEWIDTH<br>Line width<br>The width is the distance from the start of one line to the start of the next line.<br>Description in bits |

YUV to RGB conversion algorithm formula:

|   |
|---|
| R =<br>(R Y component coefficient * Y) +<br>(R U component coefficient * U) + |
|---|

|   |
|---|
| (R V component coefficient * V) +<br>R constant<br><br>G =<br>(G Y component coefficient * Y) +<br>(G U component coefficient * U) +<br>(G V component coefficient * V) +<br>G constant<br><br>B =<br>(B Y component coefficient * Y) +<br>(B U component coefficient * U) +<br>(B V component coefficient * V) +<br>B constant |
|---|

## DE backend Y/G coefficient register

| Offset:<br>G/Y component: 0x950<br>R/U component: 0x954<br>B/V component: 0x958 |            |             | Register Name: DEBE_YGCOEF_REG  |
|---|------------|-------------|---|
| Bit   | Read/Write | Default/Hex | Description   |
| 31:13   | /          | /           | /   |
| 12:0  | R/W        | UDF         | IYUV_YGCOEF<br>the Y/G coefficient<br>the value equals to coefficient* $2^{10}$ |

## DE backend Y/G constant register

| Offset: 0x95C |            |             | Register Name: DEBE_YGCONS_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:14         | /          | /           | /   |
| 13:0          | R/W        | UDF         | IYUV_YGCONS<br>the Y/G constant<br>the value equals to coefficient* $2^4$ |

## DE backend U/R coefficient register

| Offset:<br>G/Y component: 0x960<br>R/U component: 0x964<br>B/V component: 0x968 |            |             | Register Name: DEBE_URCOEF_REG |
|---|------------|-------------|--------------------------------|
| Bit   | Read/Write | Default/Hex | Description                    |
| 31:13   | /          | /           | /                              |

|      |     |     |   |
|------|-----|-----|---|
| 12:0 | R/W | UDF | IYUV_URCOEF<br>the U/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |
|------|-----|-----|---|

## DE backend U/R constant register

| Offset: 0x96C |            |             | Register Name: DEBE_URCONS_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:14         | /          | /           | /   |
| 13:0          | R/W        | UDF         | IYUV_URCONS<br>the U/R constant<br>the value equals to coefficient*2 <sup>4</sup> |

## DE backend V/B coefficient register

| Offset:<br>G/Y component: 0x970<br>R/U component: 0x974<br>B/V component: 0x978 |            |             | Register Name: DEBE_VBCOEF_REG  |
|---|------------|-------------|---|
| Bit   | Read/Write | Default/Hex | Description   |
| 31:13   | /          | /           | /   |
| 12:0  | R/W        | UDF         | IYUV_VBCOEF<br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## DE backend V/B constant register

| Offset: 0x97C |            |             | Register Name: DEBE_VBCONS_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:14         | /          | /           | /   |
| 13:0          | R/W        | UDF         | IYUV_VBCONS<br>the V/B constant<br>the value equals to coefficient*2 <sup>4</sup> |

## DE backend output color control register

| Offset: 0x9C0 |            |             | Register Name: DEBE_OCCTL_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:1          | /          | /           | /   |
| 0             | R/W        | UDF         | OC_EN<br>Color control module enable control<br>0: disable<br>1: enable |

Color correction conversion algorithm formula:

R =  
 (R R component coefficient \* R) +  
 (R G component coefficient \* G) +  
 (R B component coefficient \* B) +  
 R constant

G =  
 (G R component coefficient \* R) +  
 (G G component coefficient \* G) +  
 (G B component coefficient \* B) +  
 G constant

B =  
 (B R component coefficient \* R) +  
 (B G component coefficient \* G) +  
 (B B component coefficient \* B) +  
 B constant

## DE backend output color R coefficient register

| Offset:<br>R component: 0x9D0<br>G component: 0x9D4<br>B component: 0x9D8 |            |             | Register Name: DEBE_OCRCOEF_REG  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:14   | /          | /           | /  |
| 13:0  | R/W        | UDF         | OC_RCOEF<br>the R coefficient<br>the value equals to coefficient* $2^{10}$ |

## DE backend output color R constant register

| Offset: 0x9DC |            |             | Register Name: DEBE_OCRCONS_REG                                      |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:0          | R/W        | UDF         | OC_RCONS<br>the R constant<br>the value equals to coefficient* $2^4$ |

## DE backend output color G coefficient register

| Offset:<br>R component: 0x9E0<br>G component: 0x9E4<br>B component: 0x9E8 |            |             | Register Name: DEBE_OCGCOEF_REG  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:14   | /          | /           | /  |
| 13:0  | R/W        | UDF         | OC_GCOEF<br>the G coefficient<br>the value equals to coefficient* $2^{10}$ |

## DE backend output color G constant register

| Offset: 0x9EC |            |             | Register Name: DEBE_OCGCONS_REG                                      |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:0          | R/W        | UDF         | OC_GCONS<br>the G constant<br>the value equals to coefficient* $2^4$ |

## DE backend output color B coefficient register

| Offset:<br>G/Y component: 0x9F0<br>R/U component: 0x9F4<br>B/V component: 0x9F8 |            |             | Register Name: DEBE_OCBCOEF_REG  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:14   | /          | /           | /  |
| 13:0  | R/W        | UDF         | OC_BCOEF<br>the B coefficient<br>the value equals to coefficient* $2^{10}$ |

## DE backend output color B constant register

| Offset: 0x9FC |            |             | Register Name: DEBE_OCBCONS_REG                                      |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:15         | /          | /           | /  |
| 14:0          | R/W        | UDF         | OC_BCONS<br>the B constant<br>the value equals to coefficient* $2^4$ |



## 5.5 MIPI DSI

### 5.5.1 Overview

The Display Serial Interface (DSI) specifies the interface between a host processor and peripheral such as a display module.

The MIPI DSI of A33 processor features:

- Comply with MIPI DSI v1.01 and MIPI D-PHY v1.00
- 1 / 2 / 3 / 4 data lane configuration and up to 700Mbps per lane
- Support ECC, CRC generation and EOT package
- Support up to 1280x800@60fps with 4 data lanes
- Support command mode
- Support video mode
  - Non-burst mode with sync pulses
  - Non-burst mode with sync event
  - Burst mode
- Supported pixel formats: RGB888, RGB666, RGB666 packed, and RGB565
- Support MIPI DCS, bidirectional configuration in LP

### 5.5.2 Block Diagram




Figure 5.5-1 MIPI DSI Block Diagram

### 5.5.3 DSI Register List

| Module Name | Base Address |
|-------------|--------------|
| DSI         | 0x01CA0000   |

| Register Name       | Offset       | Description                                    |
|---------------------|--------------|--|
| DSI_CTL_REG         | 0x000        | DSI control register                           |
| DSI_GINT0_REG       | 0x004        | DSI global interrupt register0                 |
| DSI_GINT1_REG       | 0x008        | DSI global interrupt register1                 |
| DSI_BASIC_CTL_REG   | 0x00C        | DSI basic control register                     |
| DSI_BASIC_CTL0_REG  | 0x010        | DSI basic control register0                    |
| DSI_BASIC_CTL1_REG  | 0x014        | DSI basic control register1                    |
| DSI_BASIC_SIZE0_REG | 0x018        | DSI basic timing register0                     |
| DSI_BASIC_SIZE1_REG | 0x01C        | DSI basic timing register1                     |
| DSI_PIXEL_CTL0_REG  | 0x080        | DSI pixel control register0                    |
| DSI_PIXEL_CTL1_REG  | 0x084        | DSI pixel control register1                    |
| DSI_PIXEL_PH_REG    | 0x090        | DSI pixel packet header register               |
| DSI_PIXEL_PD_REG    | 0x094        | DSI pixel packet data register                 |
| DSI_PIXEL_PFO_REG   | 0x098        | DSI pixel packet footer register0              |
| DSI_PIXEL_PF1_REG   | 0x09C        | DSI pixel packet footer register1              |
| DSI_SYNC_HSS_REG    | 0x0B0        | DSI H Sync Start register                      |
| DSI_SYNC_HSE_REG    | 0x0B4        | DSI H Sync End register                        |
| DSI_SYNC_VSS_REG    | 0x0B8        | DSI V Sync Start register                      |
| DSI_SYNC_VSE_REG    | 0x0BC        | DSI V Sync End register                        |
| DSI_BLK_HSA0_REG    | 0x0C0        | DSI Blanking H Sync Active register0           |
| DSI_BLK_HSA1_REG    | 0x0C4        | DSI Blanking H Sync Active register1           |
| DSI_BLK_HBPO_REG    | 0x0C8        | DSI Blanking H Back Porch register0            |
| DSI_BLK_HBP1_REG    | 0x0CC        | DSI Blanking H Back Porch register0            |
| DSI_BLK_HFP0_REG    | 0x0D0        | DSI Blanking H Front Porch register0           |
| DSI_BLK_HFP1_REG    | 0x0D4        | DSI Blanking H Front Porch register1           |
| DSI_BLK_HBLK0_REG   | 0x0E0        | DSI H Blanking register0                       |
| DSI_BLK_HBLK1_REG   | 0x0E4        | DSI H Blanking register1                       |
| DSI_BLK_VBLK0_REG   | 0x0E8        | DSI V Blanking register0                       |
| DSI_BLK_VBLK1_REG   | 0x0EC        | DSI V Blanking register1                       |
| DSI_CMD_CTL_REG     | 0x200        | DSI command control register                   |
| DSI_CMD_RX_REG      | 0x240+N*0x04 | DSI command rx register<br>(N=0,1,2,3,4,5,6,7) |
| DSI_CMD_TX_REG      | 0x300+N*0x04 | DSI command tx register<br>(N=0,1,2,...,63)    |

### 5.5.4 DSI Register Description

#### **DSI\_CTL\_REG**

| Offset: 0x000 |            |             | Register Name: DSI_CTL_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:1          | /          | /           | /  |
| 0             | R/W        | 0           | DSI_EN<br>0: disable<br>1: enable<br>When it's disabled, the module will be reset to idle state. |

#### **DSI\_GINT0\_REG**

| Offset: 0x004 |            |             | Register Name: DSI_GINT0_REG                 |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                  |
| 31:20         | /          | /           | /  |
| 19            | R/W        | 0           | Video_Line_Int_Flag                          |
| 18            | R/W        | 0           | Video_Vb_Int_Flag                            |
| 17            | R/W        | 0           | Instru_Step_Flag                             |
| 16            | R/W        | 0           | Instru_End_Flag                              |
| 15:4          | /          | /           | /  |
| 3             | R/W        | 0           | Video_Line_Int_En<br>0: disable<br>1: enable |
| 2             | R/W        | 0           | Video_Vb_Int_En<br>0: disable<br>1: enable   |
| 1             | R/W        | 0           | Instru_Step_En<br>0: disable<br>1: enable    |
| 0             | R/W        | 0           | Instru_End_En<br>0: disable<br>1: enable     |

#### **DSI\_GINT1\_REG**

| Offset: 0x008 |            |             | Register Name: DSI_GINT1_REG |
|---------------|------------|-------------|------------------------------|
| Bit           | Read/Write | Default/Hex | Description                  |
| 31:13         | /          | /           | /                            |
| 12:0          | R/W        | 0           | Video_Line_Int_Num           |

## DSI\_BASIC\_CTL\_REG

| Offset: 0x00C |            |             | Register Name: DSI_GINT1_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:27         | /          | /           | /  |
| 26:24         | R/W        | 0           | <b>brdy_l_sel</b>  |
| 23:16         | R/W        | 0           | <b>brdy_set</b>  |
| 15:8          | /          | /           | /  |
| 7:4           | R/W        | 0           | <b>Trail_inv</b><br>0: disable<br>1: enable  |
| 3             | R/W        | 0           | <b>Trail_fill</b><br>0: disable<br>1: enable fill 2bytes as trail                                    |
| 2             | R/W        | 0           | <b>HBP_dis</b><br>0: Normal mode<br>1: HBP disable   |
| 1             | R/W        | 0           | <b>HSA_HSE_dis</b><br>0: Normal mode<br>1: HSA and HSE disable                                       |
| 0             | R/W        | 0           | <b>Video_Mode_Burst</b><br>0: Normal mode<br>1: Burst mode<br>when in burst mode, enter lp11 in line |

## DSI\_BASIC\_CTL0\_REG

| Offset: 0x010 |            |             | Register Name: DSI_BASIC_CTL0_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28            | R/W        | 0           | Vsync_Existence<br>0: exit<br>1: no exit  |
| 27:19         | /          | /           | /   |
| 18            | R/W        | 0           | <b>HS_Eotp_En</b><br>0: disable<br>1: enable<br>enable eotp packet at the end of every HS transmission<br>format: "08h" "0fh" "0fh" "01h" |
| 17            | R/W        | 0           | <b>CRC_En</b><br>0: disable<br>1: enable  |
| 16            | R/W        | 0           | <b>ECC_En</b><br>0: disable   |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | 1: enable  |
| 15:13 | /   | / | /  |
| 12    | R/W | 0 | FIFO_Gating<br>0: disable<br>1: enable<br>Gating data from TCON, note that TCON data is gating in frame unit.                |
| 11    | /   | / | /  |
| 10    | R/W | 0 | FIFO_Manual_Reset<br>write '1' to reset all correlation FIFO, write'0' has no effect.  |
| 9:6   | /   | / | /  |
| 5:4   | R/W | 0 | Src_Sel<br>00: tcon data<br>01: test data<br>1x: reservd<br>write '1' to reset all correlation FIFO, write'0' has no effect. |
| 3:1   | /   | / | /  |
| 0     | R/W | 0 | Instru_En<br>0: disable<br>1: enable<br>When instruction enable, dsi process from instruction0.                              |

## DSI\_BASIC\_CTL1\_REG

| Offset: 0x014 |            |             | Register Name: DSI_BASIC_CTL1_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:12         | R/W        | 0           | reserved  |
| 11:4          | R/W        | 0           | Video_Start_Delay<br>delay by lines, only valid in video mode   |
| 3             | /          | /           | /   |
| 2             | R/W        | 0           | Video_Precision_Mode_Align<br>0: cut mode<br>1: fill mode   |
| 1             | R/W        | 0           | Video_Frame_Start<br>0: normal mode<br>1: precision mode<br>set '0' start new frame by inst, set '1' start new frame by cntr. |
| 0             | R/W        | 0           | DSI_Mode<br>0: command mode<br>1: video mode<br>in video mode,enable timing define in basic size                              |

## **DSI\_BASIC\_SIZE0\_REG**

| Offset: 0x018 |            |             | Register Name: DSI_BASIC_SIZE0_REG |
|---------------|------------|-------------|------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                        |
| 31:28         | /          | /           | /                                  |
| 27:16         | R/W        | 0           | Video_VBP                          |
| 15:12         | /          | /           | /                                  |
| 11:0          | R/W        | 0           | Video_VSA                          |

## **DSI\_BASIC\_SIZE1\_REG**

| Offset: 0x01C |            |             | Register Name: DSI_BASIC_SIZE1_REG |
|---------------|------------|-------------|------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                        |
| 31:29         | /          | /           | /                                  |
| 28:16         | R/W        | 0           | Video_VT                           |
| 15:12         | /          | /           | /                                  |
| 11:0          | R/W        | 0           | Video_VACT                         |

## **DSI\_PIXEL\_CTL0\_REG**

| Offset: 0x080 |            |             | Register Name: DSI_PIXEL_CTL0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:17         | /          | /           | /  |
| 16            | R/W        | 0           | PD_Plug_Dis<br>disable PD plug before pixel bytes  |
| 15:5          | /          | /           | /  |
| 4             | R/W        | 0           | Pixel_Endian<br>0: LSB first<br>1: MSB first   |
| 3:0           | R/W        | 0           | Pixel_Format<br>Command mode<br>0: 24bit (rgb888)<br>1: 18bit (rgb666)<br>2: 16bit (rgb565)<br>3: 12bit (rgb444)<br>4: 8bit (rgb332)<br>5: 3bit (rgb111)<br>Video mode<br>8: 24bit(rgb888) |

|  |  |  |  |
|--|--|--|--|
|  |  |  | 9: 18bit(rgb666L)<br>10: 18bit (rgb666)<br>11: 16bit(rgb565)<br>others: reserved |
|--|--|--|--|

## DSI\_PIXEL\_CTL1\_REG

| Offset: 0x084 |            |             | Register Name: DSI_PIXEL_CTL1_REG |
|---------------|------------|-------------|-----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                       |
| 31:0          | /          | /           | /                                 |

## DSI\_PIXEL\_PH\_REG

| Offset: 0x090 |            |             | Register Name: DSI_PIXEL_PH_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:24         | R/W        | 0           | ECC<br>only valid when DSI ECC is disable   |
| 23:8          | R/W        | 0           | WC<br>WC is byte numbers of PD in a pixel packet  |
| 7:6           | R/W        | 0           | VC<br>Virtual Channel   |
| 5:0           | R/W        | 0           | DT<br>video mode 24bit, set as "3eh"<br>video mode L18bit, set as "2eh"<br>video mode 18bit, set as "1eh"<br>video mode 16bit, set as "0eh"<br>command mode, set as "39h" |

## DSI\_PIXEL\_PD\_REG

| Offset: 0x094 |            |             | Register Name: DSI_PIXEL_PD_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:24         | /          | /           | /   |
| 23:16         | R/W        | 0           | PD_TranN<br>Used in transmissions except 1 <sup>st</sup> one, set as "3Ch", only valid when PD_Plug_Dis is set to '0' |
| 15:8          | /          | /           | /   |
| 7:0           | R/W        | 0           | PD_Tran0<br>Used in 1 <sup>st</sup> transmission, set as "2Ch", only valid when PD_Plug_Dis is set to '0'             |

## DSI\_PIXEL\_PF0\_REG

|               |                                  |
|---------------|----------------------------------|
| Offset: 0x098 | Register Name: DSI_PIXEL_PF0_REG |
|---------------|----------------------------------|

| Bit   | Read/Write | Default/Hex | Description  |
|-------|------------|-------------|--|
| 31:16 | /          | /           | /  |
| 15:0  | R/W        | 0           | CRC_Force<br>CRC force to this value, this value is only valid when CRC is disable |

## DSI\_PIXEL\_PF1\_REG

| Offset: 0x09C |            |             | Register Name: DSI_PIXEL_PF1_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:16         | R/W        | 0xffff      | CRC_Init_LineN<br>CRC initial to this value in transmission except 1 <sup>st</sup> one, only valid when CRC is enabled.  |
| 15:0          | R/W        | 0xffff      | CRC_Init_Line0<br>CRC initial to this value in 1 <sup>st</sup> transmission every frame, only valid when CRC is enabled. |

## DSI\_SYNC\_HSS\_REG

| Offset: 0x0B0 |            |             | Register Name: DSI_SYNC_HSS_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:24         | R/W        | 0           | ECC<br>set as "12h"             |
| 23:16         | R/W        | 0           | D1<br>set as "00h"              |
| 15:8          | R/W        | 0           | D0<br>set as "00h"              |
| 7:6           | R/W        | 0           | VC<br>Virtual Channel           |
| 5:0           | R/W        | 0           | DT<br>HSS, set as "21h"         |

## DSI\_SYNC\_HSE\_REG

| Offset: 0x0B4 |            |             | Register Name: DSI_SYNC_HSE_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:24         | R/W        | 0           | ECC<br>set as "01h"             |
| 23:16         | R/W        | 0           | D1<br>set as "00h"              |
| 15:8          | R/W        | 0           | D0<br>set as "00h"              |
| 7:6           | R/W        | 0           | VC<br>Virtual Channel           |

|     |     |   |                         |
|-----|-----|---|-------------------------|
| 5:0 | R/W | 0 | DT<br>HSE, set as "31h" |
|-----|-----|---|-------------------------|

## DSI\_SYNC\_VSS\_REG

| Offset: 0x0B8 |            |             | Register Name: DSI_SYNC_VSS_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:24         | R/W        | 0           | ECC<br>set as "07h"             |
| 23:16         | R/W        | 0           | D1<br>set as "00h"              |
| 15:8          | R/W        | 0           | D0<br>set as "00h"              |
| 7:6           | R/W        | 0           | VC<br>Virtual Channel           |
| 5:0           | R/W        | 0           | DT<br>VSS, set as "01h"         |

## DSI\_SYNC\_VSE\_REG

| Offset: 0x0BC |            |             | Register Name: DSI_SYNC_VSE_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:24         | R/W        | 0           | ECC<br>set as "14h"             |
| 23:16         | R/W        | 0           | D1<br>set as "00h"              |
| 15:8          | R/W        | 0           | D0<br>set as "00h"              |
| 7:6           | R/W        | 0           | VC<br>Virtual Channel           |
| 5:0           | R/W        | 0           | DT<br>VSE, set as "11h"         |

## DSI\_BLK\_HSA0\_REG

| Offset: 0x0C0 |            |             | Register Name: DSI_BLK_HSA0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | R/W        | 0           | HSA_PH<br>Note that bit23:8 is WC, define byte numbers of PD in a blank packet |

## DSI\_BLK\_HSA1\_REG

|               |                                 |
|---------------|---------------------------------|
| Offset: 0x0C4 | Register Name: DSI_BLK_HSA1_REG |
|---------------|---------------------------------|

| Bit   | Read/Write | Default/Hex | Description |
|-------|------------|-------------|-------------|
| 31:16 | R/W        | 0           | HSA_PF      |
| 15:8  | /          | /           | /           |
| 7:0   | R/W        | 0           | HSA_PD      |

## DSI\_BLK\_HBP0\_REG

| Offset: 0x0C8 |            |             | Register Name: DSI_BLK_HBP0_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | R/W        | 0           | HBP_PH<br>Note that bit23:8 is WC, define byte numbers of PD in a blank packet |

## DSI\_BLK\_HBP1\_REG

| Offset: 0x0CC |             |             | Register Name: DSI_BLK_HBP1_REG |
|---------------|-------------|-------------|---------------------------------|
| Bit           | Read/Writ e | Default/Hex | Description                     |
| 31:16         | R/W         | 0           | HBP_PF                          |
| 15:8          | /           | /           | /                               |
| 7:0           | R/W         | 0           | HBP_PD                          |

## DSI\_BLK\_HFP0\_REG

| Offset: 0x0D0 |             |             | Register Name: DSI_BLK_HFP0_REG  |
|---------------|-------------|-------------|--|
| Bit           | Read/Writ e | Default/Hex | Description  |
| 31:0          | R/W         | 0           | HFP_PH<br>Note that bit23:8 is WC, define byte numbers of PD in a blank packet |

## DSI\_BLK\_HFP1\_REG

| Offset: 0x0D4 |            |             | Register Name: DSI_BLK_HFP1_REG |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:16         | R/W        | 0           | HFP_PF                          |
| 15:8          | /          | /           | /                               |
| 7:0           | R/W        | 0           | HFP_PD                          |

## DSI\_BLK\_HBLK0\_REG

| Offset: 0x0E0 |            |             | Register Name: DSI_BLK_HBLK0_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:0          | R/W        | 0           | HBLK_PH<br>Note that bit23:8 is WC, define byte numbers of PD in a blank packet |

## DSI\_BLK\_HBLK1\_REG

| Offset: 0x0E4 |            |             | Register Name: DSI_HBLK_BLK1_REG |
|---------------|------------|-------------|----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                      |
| 31:16         | R/W        | 0           | HBLK_PF                          |
| 15:8          | /          | /           | /                                |
| 7:0           | R/W        | 0           | HBLK_PD                          |

## DSI\_BLK\_VBLK0\_REG

| Offset: 0x0E8 |                |             | Register Name: DSI_BLK_VBLK0_REG  |
|---------------|----------------|-------------|---|
| Bit           | Read/Writ<br>e | Default/Hex | Description   |
| 31:0          | R/W            | 0           | VBLK_PH<br>Note that bit23:8 is WC, define byte numbers of PD in a blank packet |

## DSI\_BLK\_VBLK1\_REG

| Offset: 0x0EC |                |             | Register Name: DSI_BLK_VBLK1_REG |
|---------------|----------------|-------------|----------------------------------|
| Bit           | Read/Writ<br>e | Default/Hex | Description                      |
| 31:16         | R/W            | 0           | VBLK_PF                          |
| 15:8          | /              | /           | /                                |
| 7:0           | R/W            | 0           | VBLK_PD                          |

## DSI\_CMD\_CTL\_REG

| Offset: 0x200 |            |             | Register Name: DSI_CMD_CTL_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:25         | /          | /           | /  |
| 26            | R/W        | 0           | RX_Overflow<br>1: rx data is overflow register buffer<br>Note: Write'1' to clear this bit. Write'0' has no effect. |
| 25            | R/W        | 0           | RX_Flag  |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | 1: rx has happened<br>Note: Write'1' to clear this bit. Write'0' has no effect.            |
| 24    | R   | 0 | RX_Status<br>0: rx is finish<br>1: rx is pending   |
| 20:16 | R   | 0 | RX_Size<br>(RX_Size+1) is number of bytes in the last rx.                                  |
| 15:9  | /   | / | /  |
| 9     | R/W | 0 | TX_Flag<br>1: tx has happened<br>Note: Write'1' to clear this bit. Write'0' has no effect. |
| 8     | R   | 0 | TX_Status<br>0: tx is finish<br>1: tx is pending   |
| 7:0   | R/W | 0 | TX_Size<br>(TX_Size+1) is number of bytes ready to tx                                      |

## DSI\_CMD\_RX\_REG

| Offset: 0x240+N*0x04<br>(N=0,1,2,3,4,5,6,7) |            |             | Register Name: DSI_CMD_RX_REG  |
|---|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:0  | R/W        | 0           | Data<br>Bit: 31:24 23:16 15:8 7:0<br>N=0: Byte03 Byte02 Byte01 Byte00<br>N=1: Byte07 Byte06 Byte05 Byte04<br>N=2: Byte11 Byte10 Byte09 Byte08<br>N=3: Byte15 Byte14 Byte13 Byte12<br>N=4: Byte19 Byte18 Byte17 Byte16<br>N=5: Byte23 Byte22 Byte21 Byte20<br>N=6: Byte27 Byte26 Byte25 Byte24<br>N=7: Byte31 Byte30 Byte29 Byte28<br>Data from rx, only in LPDT<br>Only read when RX_Flag is set. No way to clear this FIFO. |

## DSI\_CMD\_TX\_REG

| Offset: 0x300+N*0x04<br>(N=0,1,2...255) |            |             | Register Name: DSI_CMD_TX_REG   |
|---|------------|-------------|---|
| Bit                                     | Read/Write | Default/Hex | Description   |
| 31:0                                    | R/W        | 0           | Data<br>Bit: 31:24 23:16 15:8 7:0<br>N=0: Byte03 Byte02 Byte01 Byte00<br>N=1: Byte07 Byte06 Byte05 Byte04 |

|  |  |  |  |
|--|--|--|--|
|  |  |  | N=2: Byte11 Byte10 Byte09 Byte08<br>N=3: Byte15 Byte14 Byte13 Byte12<br>N=4: Byte19 Byte18 Byte17 Byte16<br>N=5: Byte23 Byte22 Byte21 Byte20<br>N=6: Byte27 Byte26 Byte25 Byte24<br>N=7: Byte31 Byte30 Byte29 Byte28<br>Data for tx, transmission in HS and LPDT, defined by<br>INST_REG |
|--|--|--|--|

## 5.6 IEP

The IEP (Image Enhancement Processor) of A33 processor includes SAT, DRC, and write back controller.

### 5.6.1 SAT

Saturation enhancement (SAT) is introduced in A33 platform to adjust saturation so that a better vivid vision effect can be achieved.

It includes the following features:

- Support 1280x800 input/output
- Support saturation histogram to adjust the enhance level.

## 5.6.2 DRC

DRC (Dynamic Range Control) adjusts the image mapping curve according to the histogram frame by frame. The control function can be defined by the software driver according to the application. A typical application is content-based backlight control.

It includes the following features:

- Support 1280x800 input/output
- Support HISTOGRAM and DRC in YUV or HSV color space

### 5.6.3 Write-Back Controller

## Overview

Write-back Controller is a circuit for capturing data between display engine and LCD controller. Data will be written back to SDRAM.

The Write-back controller includes following features:

- Support 1280x800 pixels write-back
- Support source cropping
- Support RGB888 and YUV444 format input
- Support write-back pitch setting
- Support interleaved ARGB8888 and NV12/NV21 output
- Support down sample to 1/2X, 1/4X
- Color space converter included

## Wbc Block Diagram



Figure 5.6-1 WBC Block Diagram

### 5.6.4 Write-Back Controller Register List

| Module name           | Base address |
|-----------------------|--------------|
| Write-back Controller | 0x01E7 0200  |

| Register name      | Offset | Description                              |
|--------------------|--------|--|
| WBC_GCTRL_REG      | 0x000  | Module General Control Register          |
| WBC_SIZE_REG       | 0x004  | Input Size Register                      |
| WBC_CROP_COORD_REG | 0x008  | Cropping Coordinate Register             |
| WBC_CROP_SIZE_REG  | 0x00c  | Cropping Size Register                   |
| WBC_CH0_ADDR_REG   | 0x010  | Write-Back Channel 0 Address Register    |
| WBC_CH1_ADDR_REG   | 0x014  | Write-Back Channel 1 Address Register    |
| WBC_CH0_LSTRD_REG  | 0x020  | Write-Back Channel 0 Linestride Register |
| WBC_CH1_LSTRD_REG  | 0x024  | Write-Back Channel 1 Linestride Register |
| WBC_RESIZER_REG    | 0x030  | Resizer Setting Register                 |
| WBC_FORMAT_REG     | 0x034  | Output Format Register                   |
| WBC_INT_REG        | 0x038  | Interrupt Control Register               |
| WBC_STATUS_REG     | 0x03c  | Module Status Register                   |
| WBC_BURST_REG      | 0x040  | DMA Burst Setting                        |
| WBC_CSC_COEF00_REG | 0x050  | CSC Coefficient 00 Register              |
| WBC_CSC_COEF01_REG | 0x054  | CSC Coefficient 01 Register              |
| WBC_CSC_COEF02_REG | 0x058  | CSC Coefficient 02 Register              |
| WBC_CSC_COEF03_REG | 0x05c  | CSC Coefficient 03 Register              |
| WBC_CSC_COEF10_REG | 0x060  | CSC Coefficient 10 Register              |
| WBC_CSC_COEF11_REG | 0x064  | CSC Coefficient 11 Register              |
| WBC_CSC_COEF12_REG | 0x068  | CSC Coefficient 12 Register              |
| WBC_CSC_COEF13_REG | 0x06c  | CSC Coefficient 13 Register              |
| WBC_CSC_COEF20_REG | 0x070  | CSC Coefficient 20 Register              |
| WBC_CSC_COEF21_REG | 0x074  | CSC Coefficient 21 Register              |
| WBC_CSC_COEF22_REG | 0x078  | CSC Coefficient 22 Register              |
| WBC_CSC_COEF23_REG | 0x07c  | CSC Coefficient 23 Register              |

## 5.6.5 Write-Back Controller Register Description

### Module general control register

| Offset: 0X000 |            |             | Register name: WBC_GCTRL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | BIST_EN<br>BIST enable<br>0: disable<br>1: enable   |
| 30:21         | /          | /           | /   |
| 20            | R/W        | 0           | WB_STOP_TIMING<br>When error occurs, module stop accessing dram or not.<br>0: Write-back DONOT stop.<br>1: Write-back stops.  |
| 19:17         | /          | /           | /   |
| 16            | R/W        | 0           | WB_EN<br>Start write-back process.<br>0: Enable<br>1: Disable<br>If <b>WB_MODE</b> set to 0, the write back process will start when <b>WB_EN</b> is set and a new frame processing begins. Otherwise, if <b>WB_MODE</b> set to 1, write back process will start immediately. The bit will be self-cleared when writing-back frame process starts. |
| 15:13         | /          | /           | /   |
| 12            | R/W        | 0           | IN_PORT_SEL<br>Input port selection<br>0: port 0 (DRC input)<br>1: port 1 (DRC output)  |
| 11:09         | /          | /           | /   |
| 08            | R/W        | 0           | WB_MODE<br>Write-back mode setting<br>0: Capture mode: Write-back and display simultaneously.(support port 0 and port 1)<br>1: Write-back only mode: Write-back to dram only, display will disable.(support port 1 only)  |
| 07:05         | /          | /           | /   |
| 04            | R/W        | 0           | REG_RDY_EN<br>Buffered registers configuration ready switch<br>0: Not ready<br>1: Registers configuration ready<br>Note: When the new frame start, the bit will also be   |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | self-cleared.                                  |
| 03:01 | /   | / | /  |
| 00    | R/W | 0 | EN<br>Module enable<br>0: Disable<br>1: Enable |

## Input size register

| Offset: 0X004 |            |             | Register name: WBC_SIZE_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:27         | /          | /           | /  |
| 26:16         | R/W        | 0           | HEIGHT<br>Input height<br>The real input height = The value of these bits + 1. |
| 15:11         | /          | /           | /  |
| 10:00         | R/W        | 0           | WIDTH<br>Input width<br>The real input width = The value of these bits + 1.    |

## Cropping coordinate register

| Offset: 0X008 |            |             | Register name: WBC_CROP_COORD_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:27         | /          | /           | /  |
| 26:16         | R/W        | 0           | CROP_TOP<br>Cropping top position<br>Top position is the left-top y coordinate of input window in pixels |
| 15:11         | /          | /           | /  |
| 10:00         | R/W        | 0           | CROP_LEFT<br>Cropping left position<br>Left position is left-top x coordinate of input window in pixels  |

## Cropping size register

| Offset: 0X00c |            |             | Register name: WBC_CROP_SIZE_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:27         | /          | /           | /   |
| 26:16         | R/W        | 0           | CROP_HEIGHT<br>Cropping region height<br>The real cropping region height = the value of these bits + 1. |
| 15:11         | /          | /           | /   |

|       |     |   |  |
|-------|-----|---|--|
| 10:00 | R/W | 0 | CROP_WIDTH<br>Cropping region width<br>The real cropping region width = the value of these bits + 1. |
|-------|-----|---|--|

## Write-back channel 0 address register

| Offset: 0X010 |            |             | Register name: WBC_CH0_ADDR_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:00         | R/W        | 0           | ADDR<br>Write-back channel 0 address in BYTE.<br>When output format is ARGB, <b>ADDR</b> must 4 bytes aligning. |

## Write-back channel 1 address register

| Offset: 0X014 |            |             | Register name: WBC_CH1_ADDR_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:00         | R/W        | 0           | ADDR<br>Write-back channel 1 address in BYTE.<br>When output format is ARGB, <b>ADDR</b> must 4 bytes aligning. |

## Write-back channel 0 linestride register

| Offset: 0X020 |            |             | Register name: WBC_CH0_LSTRD_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:00         | R/W        | 0           | LSTRD<br>Write-back channel 0 linestride in BYTE.<br>When output format is ARGB, <b>LSTRD</b> must 4 bytes aligning. |

## Write-back channel 1 linestride register

| Offset: 0X024 |            |             | Register name: WBC_CH1_LSTRD_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:00         | R/W        | 0           | LSTRD<br>Write-back channel 1 linestride in BYTE.<br>When output format is ARGB, <b>LSTRD</b> must 4 bytes aligning. |

## Resizer setting register

|               |                                |
|---------------|--------------------------------|
| Offset: 0X030 | Register name: WBC_RESIZER_REG |
|---------------|--------------------------------|

| Bit   | Read/Write | Default/Hex | Description  |
|-------|------------|-------------|--|
| 31:02 | /          | /           | /  |
| 01:00 | R/W        | 0           | FACTOR<br>Output down sample factor.<br>0: 1X<br>1: 1/2X<br>2: 1/4X<br>3: reserved |

## Output format register

| Offset: 0X034 |            |             | Register name: WBC_FORMAT_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:05         | /          | /           | /   |
| 04            | R/W        | 0           | PS<br>Output format pixel sequence<br>In <b>ARGB8888</b> data mode:<br>0: BGRA(bit31 to bit0)<br>1: ARGB<br>In <b>UV combined</b> data mode: (UV component)<br>00: V1U1V0U0<br>01: U1V1U0V0 |
| 03:01         | /          | /           | /   |
| 00            | R/W        | 0           | FORMAT<br>Output format selection<br>0: Interleaved ARGB8888 (alpha is always 0xff)<br>1: Non tile-based UV combined YUV420.  |

## Interrupt control register

| Offset: 0X038 |            |             | Register name: WBC_INT_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:17         | /          | /           | /   |
| 16            | R/W        | 0           | WB_END_INT_TIMING<br>Timing when write-back end interrupt sends<br>0: last data writing to SDRAM<br>1: last command sending to mbus |
| 15:07         | /          | /           | /   |
| 06            | R/W        | 0           | WB_UNFINISH_INT_EN<br>Write-back unfinish error interrupt enable<br>0: Enable<br>1: Disable   |
| 05            | R/W        | 0           | WB_FIFO_OVF_INT_EN  |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | Write-back FIFO overflow error interrupt enable<br>0: Enable<br>1: Disable                      |
| 04    | R/W | 0 | WB_FIFO_EMPTY_INT_EN<br>Write-back FIFO empty error interrupt enable<br>0: Enable<br>1: Disable |
| 03:01 | /   | / | /   |
| 00    | R/W | 0 | WB_END_INT_EN<br>Write-back end interrupt enable<br>0: Enable<br>1: Disable                     |

## Module status register

| Offset: 0X03c |            |             | Register name: WBC_STATUS_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:09         | /          | /           | /   |
| 08            | R          | 0           | <p>WB_BUSY</p> <p>Write-back process status<br/>0: write-back end or write-back disable<br/>1: write-back in process</p> <p>This flag indicates that a full frame has not been written back to the memory. The bit will be set when write-back enable bit is set, and be cleared when write-back process end. When module restarts, this bit will be also cleared. When error occur</p> |
| 07            | /          | /           | /   |
| 06            | R/W        | 0           | <p>WB_UNFINISH_ERR</p> <p>Write-back unfinish error status<br/>0: No error<br/>1: Error</p> <p>Write 1 to clear. Module restarts, this bit will be also cleared.</p>  |
| 05            | R/W        | 0           | <p>WB_FIFO_OVF_ERR</p> <p>Write-back FIFO overflow error status<br/>0: No error<br/>1: Error</p>  |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | Write 1 to clear. Module restarts, this bit will be also cleared.   |
| 04    | R/W | 0 | <p>WB_FIFO_EMPTY_ERR</p> <p>Write-back FIFO empty error status</p> <p>0: No error</p> <p>1: Error</p> <p>Write 1 to clear. Module restarts, this bit will be also cleared.</p>  |
| 03:01 | /   | / | /   |
| 00    | R/W | 0 | <p>WB_END_FLAG</p> <p>Write-back process finish flag</p> <p>0: write-back unfinished</p> <p>1: write-back finished</p> <p>This flag indicates that a full frame has not been written back to the memory. The bit will be set when write-back process end. Write 1 to clear. Module restarts, this bit will be also cleared.</p> |

## DMA burst setting

| Offset: 0x040 |            |             | Register Name: WBC_DMA_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:02         | /          | /           | /   |
| 01:00         | R/W        | 0x0         | <p>BURST_LEN</p> <p>DMA burst length</p> <p>0: 16 words</p> <p>1: 32 words</p> <p>2: 64 words</p> <p>3: 128 words</p> |

## CSC coefficient 00 register

| Offset: 0x050 |            |             | Register Name: WBC_CSC_COEF00_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:13         | /          | /           | /   |
| 12:00         | R/W        | 0x0         | <p>COEF</p> <p>the Y/R coefficient</p> <p>the value equals to coefficient*<math>2^{10}</math></p> |

## CSC coefficient 01 register

| Offset: 0x054 |            |             | Register Name: WBC_CSC_COEF01_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the Y/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 02 register

| Offset: 0x058 |            |             | Register Name: WBC_CSC_COEF02_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the Y/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 03 register

| Offset: 0x05c |            |             | Register Name: WBC_CSC_COEF03_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:14         | /          | /           | /  |
| 13:0          | R/W        | 0x0         | CONT<br>the Y/R constant<br>the value equals to coefficient*2 <sup>4</sup> |

## CSC coefficient 10 register

| Offset: 0x060 |            |             | Register Name: WBC_CSC_COEF10_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the U/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 11 register

| Offset: 0x064 |            |             | Register Name: WBC_CSC_COEF11_REG |
|---------------|------------|-------------|-----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                       |
| 31:13         | /          | /           | /                                 |
| 12:0          | R/W        | 0x0         | COEF<br>the U/G coefficient       |

|  |  |  |   |
|--|--|--|---|
|  |  |  | the value equals to coefficient*2 <sup>10</sup> |
|--|--|--|---|

## CSC coefficient 12 register

| Offset: 0x068 |            |             | Register Name: WBC_CSC_COEF12_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the U/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 13 register

| Offset: 0x06c |            |             | Register Name: WBC_CSC_COEF13_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:14         | /          | /           | /  |
| 13:00         | R/W        | 0x0         | CONT<br>the U/G constant<br>the value equals to coefficient*2 <sup>4</sup> |

## CSC coefficient 20 register

| Offset: 0x070 |            |             | Register Name: WBC_CSC_COEF20_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 22 register

| Offset: 0x074 |            |             | Register Name: WBC_CSC_COEF21_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0x0         | COEF<br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

## CSC coefficient 22 register

| Offset: 0x078 |            |             | Register Name: WBC_CSC_COEF22_REG |
|---------------|------------|-------------|-----------------------------------|
| Bit           | Read/Write | Default/Hex | Description                       |
| 31:13         | /          | /           | /                                 |
| 12:0          | R/W        | 0x0         | COEF                              |

|  |  |  |  |
|--|--|--|--|
|  |  |  | the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |
|--|--|--|--|

## CSC coefficient 23 register

| Offset: 0x07c |            |             | Register Name: WBC_CSC_COEF23_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:14         | /          | /           | /  |
| 13:00         | R/W        | 0x0         | CONT<br>the V/B constant<br>the value equals to coefficient*2 <sup>4</sup> |

## Chapter 6

### Video Input

This chapter details the video input system of A33 processor from following perspectives:

- CSI

## 6.1 CSI

The A33 processor comes with one parallel CMOS sensor interface that supports up to 5M pixels.

### 6.1.1 Features

- Support 8bit yuv422 CMOS sensor interface
- Support CCIR656 protocol for NTSC and PAL
- Support multi-channel ITU-R BT.656 time-multiplexed format
- Maximum still capture resolution to 5M
- Maximum video capture resolution to 1080p@30fps
- Parsing interleaved YCbCr 422 data into planar or MB Y, Cb, Cr output to memory
- Parsing YCbCr 420 data into planar or MB Y, Cb, Cr output to memory
- Parsing interlaced data into field or frame output to memory
- Received data double buffer support
- Crop and scale support
- H/V-flip and rotation support
- Frame rate counter statistic

## CCI

- Compatible with I2C transmission in 7-bit slave ID and 1-bit R/W
- Automatic transmission
- Support 0/8/16/32- bit register address
- Support 8/16/32- bit data
- Support 64-byte FIFO input CCI data
- Synchronized with CSI signal and delay trigger supported
- Support repeated transmission with sync signal

### 6.1.2 Block Diagram




Figure 6.1-1 CCI Block Diagram

### 6.1.3 CSI Function Description

#### CSI FIFO Distribution

| Interface     | YUYV422 Interleaved/Raw |                          |                 | YUV422 UV Combined       | YUV444 Planar     | YUV444 Planar to YUV422 UV Combined |
|---------------|-------------------------|--------------------------|-----------------|--------------------------|-------------------|-------------------------------------|
| Input format  | YUV422                  |                          | Raw             | Raw                      | Raw               | Raw                                 |
| Output format | Planar                  | UV combined/ MB          | Raw/RGB /PRGB   | Raw                      | Raw               | Raw                                 |
| CH0_FIFO0     | Y pixel data            | Y pixel data             | All pixels data | Y pixel data             | Y pixel data      | Y pixel data                        |
| CH0_FIFO1     | Cb (U) pixel data       | Cb (U) Cr (V) pixel data | -               | -                        | -                 | -                                   |
| CH0_FIFO2     | Cr (V) pixel data       | -                        | -               | -                        | -                 | -                                   |
| CH1_FIFO0     | -                       | -                        | -               | Cb (U) Cr (V) pixel data | Cb (U) pixel data | Cb (U) Cr (V) pixel data            |
| CH2_FIFO0     | -                       | -                        | -               | -                        | Cr(V) pixel data  | -                                   |

| Interface     | BT656 Interface |                    |  | Channels |   |   |
|---------------|-----------------|--------------------|--|----------|---|---|
| Input format  | YUV422          |                    |  |          |   |   |
| Output format | Planar          | UV combined/<br>MB |  |          |   |   |
| CH0_FIFO0     | Y               | Y                  |  | 1        | 2 | 4 |
| CH0_FIFO1     | Cb (U)          | CbCr (UV)          |  |          |   |   |
| CH0_FIFO2     | Cr (V)          | -                  |  |          |   |   |
| CH1_FIFO0     | Y               | Y                  |  | -        |   |   |
| CH1_FIFO1     | Cb (U)          | CbCr (UV)          |  |          |   |   |
| CH1_FIFO2     | Cr (V)          | -                  |  |          |   |   |
| CH2_FIFO0     | Y               | Y                  |  |          |   |   |

|           |        |              |  |  |  |
|-----------|--------|--------------|--|--|--|
| CH2_FIFO1 | Cb (U) | CbCr<br>(UV) |  |  |  |
| CH2_FIFO2 | Cr (V) | -            |  |  |  |
| CH3_FIFO0 | Y      | Y            |  |  |  |
| CH3_FIFO1 | Cb (U) | CbCr<br>(UV) |  |  |  |
| CH3_FIFO2 | Cr (V) | -            |  |  |  |

| Interface     | MIPI Interface |                    |                          | Channels |   |   |   |
|---------------|----------------|--------------------|--------------------------|----------|---|---|---|
| Input format  | YUV422/YUV420  |                    | Raw                      |          |   |   |   |
| Output format | Planar         | UV combined/<br>MB | Pass-Through<br>/Padding | 1        | 2 | 3 | 4 |
| CH0_FIFO0     | Y              | Y                  | All pixels data          |          |   |   |   |
| CH0_FIFO1     | Cb (U)         | CbCr<br>(UV)       | -                        |          |   |   |   |
| CH0_FIFO2     | Cr (V)         | -                  | -                        |          |   |   |   |
| CH1_FIFO0     | Y              | Y                  | All pixels data          | -        |   |   |   |
| CH1_FIFO1     | Cb (U)         | CbCr<br>(UV)       | -                        |          |   |   |   |
| CH1_FIFO2     | Cr (V)         | -                  | -                        |          |   |   |   |
| CH2_FIFO0     | Y              | Y                  | All pixels data          |          | - |   |   |
| CH2_FIFO1     | Cb (U)         | CbCr<br>(UV)       | -                        |          |   |   |   |
| CH2_FIFO2     | Cr (V)         | -                  | -                        |          |   |   |   |
| CH3_FIFO0     | Y              | Y                  | All pixels data          |          |   | - |   |
| CH3_FIFO1     | Cb (U)         | CbCr<br>(UV)       | -                        |          |   |   |   |
| CH3_FIFO2     | Cr (V)         | -                  | -                        |          |   |   |   |

## Timing

CSI timing




Figure 6.1-2 Vref= positive; Href= positive




Figure 6.1-3 vertical size setting




Figure 6.1-4 horizontal size setting and pixel clock timing(Href= positive)

## CCIR656 Header Code

CCIR656 Header Data Bit Definition

| Data Bit      | First Word(0xFF) | Second Word(0x00) | Third Word(0x00) | Fourth Word |
|---------------|------------------|-------------------|------------------|-------------|
| CS D[9] (MSB) | 1                | 0                 | 0                | 1           |
| CS D[8]       | 1                | 0                 | 0                | F           |
| CS D[7]       | 1                | 0                 | 0                | V           |
| CS D[6]       | 1                | 0                 | 0                | H           |
| CS D[5]       | 1                | 0                 | 0                | P3          |
| CS D[4]       | 1                | 0                 | 0                | P2          |
| CS D[3]       | 1                | 0                 | 0                | P1          |
| CS D[2]       | 1                | 0                 | 0                | P0          |
| CS D[1]       | x                | x                 | x                | x           |
| CS D[0]       | x                | x                 | x                | x           |

For compatibility with an 8-bit interface, CS D[1] and CS D[0] are not defined.

| Decode                              | F | V | H | P3 | P2 | P1 | P0 |
|-------------------------------------|---|---|---|----|----|----|----|
| Field 1 start of active video (SAV) | 0 | 0 | 0 | 0  | 0  | 0  | 0  |
| Field 1 end of active video (EAV)   | 0 | 0 | 1 | 1  | 1  | 0  | 1  |
| Field 1 SAV (digital blanking)      | 0 | 1 | 0 | 1  | 0  | 1  | 1  |
| Field 1 EAV (digital blanking)      | 0 | 1 | 1 | 0  | 1  | 1  | 0  |
| Field 2 SAV                         | 1 | 0 | 0 | 0  | 1  | 1  | 1  |
| Field 2 EAV                         | 1 | 0 | 1 | 1  | 0  | 1  | 0  |
| Field 2 SAV (digital blanking)      | 1 | 1 | 0 | 1  | 1  | 0  | 0  |
| Field 2 EAV (digital blanking)      | 1 | 1 | 1 | 0  | 0  | 0  | 1  |

## Offset Definition

Offset in horizontal and vertical can be added when receiving image. Unit is pixel.

For YUV422 format, pixel unit is a YU/YV combination.

For YUV420 format, pixel unit is a YU/YV combination in YC line, and only a Y in Y line.

For Bayer\_raw format, pixel unit is a R/G/B single component.

For RGB565, pixel unit is two bytes of RGB565 package.

For RGB888, pixel unit is three bytes of RGB combination.

## Scale Definition

All channel input image can be decimated to its quarter size if QUART\_EN is set to 1.

When using this function, horizontal input components should be multiples of the components in a unit, and vertical lines should be multiples of the height of a unit.

Specific components and lines will be dropped except the blue ones as follows.

Component sequence in a unit may changed, but unit dropping position will not changed.

BAYER\_RAW(raw\_8/raw\_10/raw\_12):

GRGRGRGR...

BGBGBGBG...

GRGRGRGR...

BGBGBGBG...

GRGRGRGR...

BGBGBGBG...

GRGRGRGR...

BGBGBGBG...

RGB888:

RGBRGB...

RGBRGB...

RGB565:

565565...

565565...

YUV422(8bit/10bit in field mode):

YUYVYUYV...

YUYVYUYV...

YUYVYUYV...

YUYVYUYV...

YUV422(8bit/10bit in frame mode):

YUYVYUYV... → odd field

YUYVYYUYV…→even field

YUYVYYUYV…

YUYVYYUYV…

YUV420(8bit/10bit):

YC line: YUYVYYUYV…

Y line: YYYYY…

YC line: YUYVYYUYV…

Y line: YYYYY…

## Flip Definition

Both horizontal and vertical flip are supported at the same time. This function is implemented in the process of each FIFO writing data to memory, only flipping the data of separate FIFO, not changing component to FIFO distribution.

If horizontal flip is enabled, one or more pixels will be took as a unit:

For YUV format, a unit of  $Y_0U_0Y_1V_1$  will parser and flip the Y component in one channel, and UV will be treated as a whole. In planar output mode, U and V will be flipped separately. In UV combined output mode, UV will be flipped as a whole. So, a sequence of  $Y_1U_0Y_0V_1$  will be.

For Bayer\_raw format, situation is much like. A GR/BG sequence will be changed to BG/RG. A unit of square has four pixels.

For RGB565/RGB888, one unit of two/three bytes of component will be flipped with original sequence.

## Camera Communication Interface

The CCI module support master mode i2c-compatible single read and write access to camera and related devices.


It reads a series of packet from FIFO(accessed by registers) and transmit with the format defined in specific register(or packet data).

In compact mode, format register define the slave ID, R/W flag, register address width (0/8/16/32...bit), data width (8/16/32...bit) and access counter.

In complete mode, all data and format will be loaded from memory packet.

The access counter should be set to N(N> 0), and it will read N packets from FIFO. The total bytes should not exceed 64 for FIFO input mode.

### COMPACT MODE



### COMPLETE MODE




Figure 6.1-5 Camera Communication

A packet is several bytes filled with register address and data(if in complete mode, slave id and width should be filled too) as the i2c access sequence defined. That is, the low address byte will be transmitted/received first. Bytes will be sent in write access, while some address will be written back with the data received in read access.

Single Access protocol supported by CCI

RS      or      P+S      is optional      X      is driven by CCI      X      is driven by slave

|         |   |      |     |               |     |              |       |          |                    |
|---------|---|------|-----|---------------|-----|--------------|-------|----------|--------------------|
| 8_8 RD  | S | ID+W | ACK | Reg0          | RS  | ID+R         | ACK   | Data0_rd | NA CK              |
| 8_8 WR  | S | ID+W | ACK | Reg0          | ACK | Data0_wr     | NA CK |          |                    |
| 16_8 RD | S | ID+W | ACK | Reg0_high     | ACK | Reg0_low     | RS    | ID+R     | ACK Data0_rd NA CK |
| 16_8 WR | S | ID+W | ACK | Reg0_high     | ACK | Reg0_low     | ACK   | Data0_wr | NA CK              |
| 0_16 RD | S | ID+R | ACK | Data0_rd_high | ACK | Data0_rd_low | NA CK |          |                    |
| 0_16 WR | S | ID+W | ACK | Data0_wr_high | ACK | Data0_wr_low | NA CK |          |                    |

Figure 6.1-6 Single Access protocol

After set the execution bit, the module will do the transmission automatically and return the result - success or fail. If any access fail, the whole transmission will be stopped and returns the number when it fail in the access counter.




Figure 6.1-7 transmission process

### 6.1.4 CSI Register List

| Module Name | Base Address |
|-------------|--------------|
| CSI         | 0x01CB0000   |

| Register Name               | Offset | Register name   |
|-----------------------------|--------|---|
| CSI_EN_REG                  | 0X0000 | CSI Enable register   |
| CSI_IF_CFG_REG              | 0X0004 | CSI Interface Configuration Register                          |
| CSI_CAP_REG                 | 0X0008 | CSI Capture Register  |
| CSI_SYNC_CNT_REG            | 0X000C | CSI Synchronization Counter Register                          |
| CSI_FIFO_THRS_REG           | 0X0010 | CSI FIFO Threshold Register                                   |
| CSI_FIFO_STAT_REG           | 0X0014 | CSI FIFO Statistic Register                                   |
| CSI_PCLK_STAT_REG           | 0X0018 | CSI PCLK Statistic Register                                   |
| CSI_PTN_LEN_REG             | 0X0030 | CSI Pattern Generation Length register                        |
| CSI_PTN_ADDR_REG            | 0X0034 | CSI Pattern Generation Address register                       |
| CSI_VER_REG                 | 0X003C | CSI Version Register  |
| CSI_CO_CFG_REG              | 0X0044 | CSI Channel_0 configuration register                          |
| CSI_CO_SCALE_REG            | 0X004C | CSI Channel_0 scale register                                  |
| CSI_CO_F0_BUFA_REG          | 0X0050 | CSI Channel_0 FIFO 0 output buffer-A address register         |
| CSI_CO_F1_BUFA_REG          | 0X0058 | CSI Channel_0 FIFO 1 output buffer-A address register         |
| CSI_CO_F2_BUFA_REG          | 0X0060 | CSI Channel_0 FIFO 2 output buffer-A address register         |
| CSI_CO_CAP_STA_REG          | 0X006C | CSI Channel_0 status register                                 |
| CSI_CO_INT_EN_REG           | 0X0070 | CSI Channel_0 interrupt enable register                       |
| CSI_CO_INT_STA_REG          | 0X0074 | CSI Channel_0 interrupt status register                       |
| CSI_CO_HSIZE_REG            | 0X0080 | CSI Channel_0 horizontal size register                        |
| CSI_CO_VSIZE_REG            | 0X0084 | CSI Channel_0 vertical size register                          |
| CSI_CO_BUF_LEN_REG          | 0X0088 | CSI Channel_0 line buffer length register                     |
| CSI_CO_FLIP_SIZE_REG        | 0X008C | CSI Channel_0 flip size register                              |
| CSI_CO_FRM_CLK_CNT_REG      | 0X0090 | CSI Channel_0 frame clock counter register                    |
| CSI_CO_ACC_ITNL_CLK_CNT_REG | 0X0094 | CSI Channel_0 accumulated and internal clock counter register |
| CSI_C1_CFG_REG              | 0X0144 | CSI Channel_1 configuration register                          |
| CSI_C1_SCALE_REG            | 0X014C | CSI Channel_1 scale register                                  |
| CSI_C1_F0_BUFA_REG          | 0X0150 | CSI Channel_1 FIFO 0 output buffer-A address register         |
| CSI_C1_F1_BUFA_REG          | 0X0158 | CSI Channel_1 FIFO 1 output buffer-A address register         |
| CSI_C1_F2_BUFA_REG          | 0X0160 | CSI Channel_1 FIFO 2 output buffer-A address register         |

|                             |        |   |
|-----------------------------|--------|---|
|                             |        | register  |
| CSI_C1_CAP_STA_REG          | 0X016C | CSI Channel_1 status register                                 |
| CSI_C1_INT_EN_REG           | 0X0170 | CSI Channel_1 interrupt enable register                       |
| CSI_C1_INT_STA_REG          | 0X0174 | CSI Channel_1 interrupt status register                       |
| CSI_C1_HSIZE_REG            | 0X0180 | CSI Channel_1 horizontal size register                        |
| CSI_C1_VSIZE_REG            | 0X0184 | CSI Channel_1 vertical size register                          |
| CSI_C1_BUF_LEN_REG          | 0X0188 | CSI Channel_1 line buffer length register                     |
| CSI_C1_FLIP_SIZE_REG        | 0X018C | CSI Channel_1 flip size register                              |
| CSI_C1_FRM_CLK_CNT_REG      | 0X0190 | CSI Channel_1 frame clock counter register                    |
| CSI_C1_ACC_ITNL_CLK_CNT_REG | 0X0194 | CSI Channel_1 accumulated and internal clock counter register |
| CSI_C2_CFG_REG              | 0X0244 | CSI Channel_2 configuration register                          |
| CSI_C2_SCALE_REG            | 0X024C | CSI Channel_2 scale register                                  |
| CSI_C2_F0_BUFA_REG          | 0X0250 | CSI Channel_2 FIFO 0 output buffer-A address register         |
| CSI0_C2_F1_BUFA_REG         | 0X0258 | CSI Channel_2 FIFO 1 output buffer-A address register         |
| CSI_C2_F2_BUFA_REG          | 0X0260 | CSI Channel_2 FIFO 2 output buffer-A address register         |
| CSI_C2_CAP_STA_REG          | 0X26C  | CSI Channel_2 status register                                 |
| CSI_C2_INT_EN_REG           | 0X0270 | CSI Channel_2 interrupt enable register                       |
| CSI_C2_INT_STA_REG          | 0X0274 | CSI Channel_2 interrupt status register                       |
| CSI_C2_HSIZE_REG            | 0X0280 | CSI Channel_2 horizontal size register                        |
| CSI_C2_VSIZE_REG            | 0X0284 | CSI Channel_2 vertical size register                          |
| CSI_C2_BUF_LEN_REG          | 0X0288 | CSI Channel_2 line buffer length register                     |
| CSI_C2_FLIP_SIZE_REG        | 0X028C | CSI Channel_2 flip size register                              |
| CSI_C2_FRM_CLK_CNT_REG      | 0X0290 | CSI Channel_2 frame clock counter register                    |
| CSI_C2_ACC_ITNL_CLK_CNT_REG | 0X0294 | CSI Channel_2 accumulated and internal clock counter register |
| CSI_C3_CFG_REG              | 0X0344 | CSI Channel_3 configuration register                          |
| CSI_C3_SCALE_REG            | 0X034C | CSI Channel_3 scale register                                  |
| CSI_C3_F0_BUFA_REG          | 0X0350 | CSI Channel_3 FIFO 0 output buffer-A address register         |
| CSI_C3_F1_BUFA_REG          | 0X0358 | CSI Channel_3 FIFO 1 output buffer-A address register         |
| CSI_C3_F2_BUFA_REG          | 0X0360 | CSI Channel_3 FIFO 2 output buffer-A address register         |
| CSI_C3_CAP_STA_REG          | 0X036C | CSI Channel_3 status register                                 |
| CSI_C3_INT_EN_REG           | 0X0370 | CSI Channel_3 interrupt enable register                       |
| CSI_C3_INT_STA_REG          | 0X0374 | CSI Channel_3 interrupt status register                       |
| CSI_C3_HSIZE_REG            | 0X0380 | CSI Channel_3 horizontal size register                        |
| CSI_C3_VSIZE_REG            | 0X0384 | CSI Channel_3 vertical size register                          |
| CSI_C3_BUF_LEN_REG          | 0X0388 | CSI Channel_3 line buffer length register                     |

|                                    |        |   |
|------------------------------------|--------|---|
| <b>CSI_C3_FLIP_SIZE_REG</b>        | 0X038C | CSI Channel_3 flip size register                              |
| <b>CSI_C3_FRM_CLK_CNT_REG</b>      | 0X0390 | CSI Channel_3 frame clock counter register                    |
| <b>CSI_C3_ACC_ITNL_CLK_CNT_REG</b> | 0X0394 | CSI Channel_3 accumulated and internal clock counter register |
| <b>CCI_CTRL</b>                    | 0x3000 | CCI control register  |
| <b>CCI_CFG</b>                     | 0x3004 | CCI transmission config register                              |
| <b>CCI_FMT</b>                     | 0x3008 | CCI packet format register                                    |
| <b>CCI_BUS_CTRL</b>                | 0x300C | CCI bus control register                                      |
| <b>CCI_INT_CTRL</b>                | 0x3014 | CCI interrupt control register                                |
| <b>CCI_LC_TRIG</b>                 | 0x3018 | CCI line counter trigger register                             |
| <b>CCI_FIFO_ACC</b>                | 0x3100 | CCI FIFO access register                                      |
| <b>CCI_RSV_REG</b>                 | 0x3200 | CCI reserved register   |

### 6.1.5 CSI Register Description

#### CSI Enable Register

| Offset Address: 0x0000 |            |             | Register Name: CSIO_EN_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31                     | /          | /           | /   |
| 30                     | R/W        | 0x0         | VER_EN<br>CSI Version Register Read Enable:<br>0: Disable<br>1: Enable  |
| 29:24                  | /          | /           | /   |
| 23:16                  | R/W        | 0x00        | PTN_CYCLE<br>Pattern generating cycle counter.<br>The pattern in dram will be generated in cycles of PTN_CYCLE+1.   |
| 15:5                   | /          | /           | /   |
| 4                      | R/W        | 0x0         | PTN_START<br>CSI Pattern Generating Start<br>0: Finish<br>other: Start<br>Software write this bit to "1" to start pattern generating from DRAM. When finished, the hardware will clear this bit to "0" automatically. Generating cycles depends on PTN_CYCLE. |
| 3                      | R/W        | 0           | CLK_CNT_SPL<br>Sampling time for clk counter per frame<br>0: Sampling clock counter every frame done<br>1: Sampling clock counter every vsync   |
| 2                      | R/W        | 0           | CLK_CNT<br>clk count per frame  |
| 1                      | R/W        | 0           | PTN_GEN_EN<br>Pattern Generation Enable   |
| 0                      | R/W        | 0           | CSI_EN<br>Enable<br>0: Reset and disable the CSI module<br>1: Enable the CSI module   |

#### CSI Interface Configuration Register

| Offset Address: 0x0004 |            |             | Register Name: CSIO_IF_CFG_REG |
|------------------------|------------|-------------|--------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                    |
| 31:24                  | /          | /           | /                              |

|       |     |   |   |
|-------|-----|---|---|
| 23    | R/W | 0 | CSI_SRC_SWAP<br>0: normal<br>1: swap src<br>Normally, Csi0/1 parser the h/v and data to Csi0/1 interface;<br>Enable this bit will swap the signals after Csi1/0 parser to Csi0/1 interface.   |
| 22    | /   | / | /   |
| 21    | R/W | 0 | SRC_TYPE<br>Source type<br>0: Progressed<br>1: Interlaced   |
| 20    | R/W | 0 | FPS_DS<br>Fps down sample<br>0: no down sample<br>1: 1/2 fps, only receives the first frame every 2 frames  |
| 19    | R/W | 0 | FIELD<br>For YUV HV timing, Field polarity<br>0: negative(field=0 indicate odd, field=1 indicate even )<br>1: positive(field=1 indicate odd, field=0 indicate even )<br>For BT656 timing, Field sequence<br>0: Normal sequence (field 0 first)<br>1: Inverse sequence (field 1 first) |
| 18    | R/W | 1 | VREF_POL<br>Vref polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface.   |
| 17    | R/W | 0 | HERF_POL<br>Href polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface.   |
| 16    | R/W | 1 | CLK_POL<br>Data clock type<br>0: active in falling edge<br>1: active in rising edge   |
| 15:12 | /   | / | /   |
| 11:10 | R/W | 0 | SEQ_8PLUS2<br>When select IF_DATA_WIDTH to be 8+2bit, odd/even pixel byte at CSI-D[11:4] will be rearranged to D[11:2]+2'b0 at the actual csi data bus according to these sequences:<br>00: 6'bx+D[9:8], D[7:0]<br>01: D[9:2], 6'bx+D[1:0]  |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 10: D[7:0], D[9:8]+6'bx<br>11: D[7:0], 6'bx+D[9:8]   |
| 9:8 | R/W | 0 | IF_DATA_WIDTH<br>00: 8 bit data bus<br>01: 10 bit data bus<br>10: 12 bit data bus<br>11: 8+2bit data bus   |
| 7   | R/W | 0 | MIPI_IF<br>MIPI Interface Enable:<br>0: CSI<br>1: MIPI   |
| 6:5 | /   | / | /  |
| 4:0 | R/W | 0 | CSI_IF<br>YUV:<br>00000: YUYV422 Interleaved or RAW (All data in one data bus)<br>00001: YUV422 UV Combined (Y in one data bus and UV in another)<br>00010: YUV444 Planar (Y/U/V in separated data bus)<br>00011: YUV444 Planar to YUV422 UV Combined<br><br>CCIR656:<br>00100: YUYV422 Interleaved or RAW (All data in one data bus)<br>00101: YUV422 UV Combined (Y in one data bus and UV in another)<br>00110: YUV444 Planar (Y/U/V in separated data bus)<br>00111: YUV444 Planar to YUV422 UV Combined<br><br>01100: CCIR656 2 channels (All data interleaved in one data bus)<br>01101: CCIR656 4 channels (All data interleaved in one data bus)<br><br>Others: Reserved |

## CSI Capture Register

| Offset: 0x0008 |            | Register Name: CSIO_CAP_REG |   |
|----------------|------------|-----------------------------|---|
| Bit            | Read/Write | Default/Hex                 | Description   |
| 31:30          | /          | /                           | /   |
| 29:26          | R/W        | 0x00                        | CH3_CAP_MASK<br>Vsync number masked before capture. |
| 25             | R/W        | 0                           | CH3_VCAP_ON   |

|       |     |      |  |
|-------|-----|------|--|
|       |     |      | Video capture control: Capture the video image data stream on channel 3.<br>0: Disable video capture<br>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO.<br>1: Enable video capture<br>The CSI starts capturing image data at the start of the next frame.                |
| 24    | R/W | 0    | CH3_SCAP_ON<br>Still capture control: Capture a single still image frame on channel 3.<br>0: Disable still capture.<br>1: Enable still capture<br>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self clearing and always reads as a 0.  |
| 23:22 | /   | /    | /  |
| 21:18 | R/W | 0x00 | CH2_CAP_MASK<br>Vsync number masked before capture.  |
| 17    | R/W | 0    | CH2_VCAP_ON<br>Video capture control: Capture the video image data stream on channel 2.<br>0: Disable video capture<br>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO.<br>1: Enable video capture<br>The CSI starts capturing image data at the start of the next frame. |
| 16    | R/W | 0    | CH2_SCAP_ON<br>Still capture control: Capture a single still image frame on channel 2.<br>0: Disable still capture.<br>1: Enable still capture<br>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self clearing and always reads as a 0.  |
| 15:14 | /   | /    | /  |
| 13:10 | R/W | 0x00 | CH1_CAP_MASK<br>Vsync number masked before capture.  |
| 09    | R/W | 0    | CH1_VCAP_ON<br>Video capture control: Capture the video image data stream on channel 1.  |

|       |     |      |  |
|-------|-----|------|--|
|       |     |      | <p>0: Disable video capture<br/>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO.</p> <p>1: Enable video capture<br/>The CSI starts capturing image data at the start of the next frame.</p>   |
| 08    | R/W | 0    | <p>CH1_SCAP_ON<br/>Still capture control: Capture a single still image frame on channel 1.</p> <p>0: Disable still capture.<br/>1: Enable still capture<br/>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self clearing and always reads as a 0.</p>  |
| 07:06 | /   | /    | /  |
| 05:02 | R/W | 0x00 | <p>CHO_CAP_MASK<br/>Vsync number masked before capture.</p>  |
| 01    | R/W | 0    | <p>CHO_VCAP_ON<br/>Video capture control: Capture the video image data stream on channel 0.</p> <p>0: Disable video capture<br/>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO.</p> <p>1: Enable video capture<br/>The CSI starts capturing image data at the start of the next frame.</p> |
| 00    | R/W | 0    | <p>CHO_SCAP_ON<br/>Still capture control: Capture a single still image frame on channel 0.</p> <p>0: Disable still capture.<br/>1: Enable still capture<br/>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self clearing and always reads as a 0.</p>  |

## CSI Synchronization Counter Register

| Offset Address: 0x000c |            |             | Register Name: CSIO_SYNC_CNT_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | /          | /           | /   |
| 23:00                  | R          | 0           | <p>SYNC_CNT<br/>The counter value between vsync of Csi0 channel 0 and</p> |

|  |  |  |  |
|--|--|--|--|
|  |  |  | vsync of Csi1 channel 0 , using 24MHz. |
|--|--|--|--|

## CSI FIFO Threshold Register

| Offset Address: 0x0010 |            |             | Register Name: CSIO_FIFO_THRS_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | /          | /           | /  |
| 23:16                  | R/W        | 0x0f        | PTN_GEN_DLY<br>Clocks delayed before pattern generating start.                                   |
| 15:12                  | /          | /           | /  |
| 11:00                  | R/W        | 0x400       | FIFO_THRS<br>When CSIO FIFO occupied memory exceed the threshold, dram frequency can not change. |

## CSI FIFO Statistic Register

| Offset Address: 0x0014 |            |             | Register Name: CSIO_FIFO_STAT_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:12                  | /          | /           | /   |
| 11:00                  | R          | /           | FIFO_FRM_MAX<br>Indicates the maximum depth of FIFO being occupied for whole frame. Update at every vsync or framedone. |

## CSI PCLK Statistic Register

| Offset Address: 0x0018 |            |             | Register Name: CSIO_PCLK_STAT_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31                     | /          | /           | /   |
| 30:16                  | R          | /           | PCLK_CNT_LINE_MAX<br>Indicates maximum pixel clock counter value for each line. Update at every vsync or framedone. |
| 15                     | /          | /           | /   |
| 14:00                  | R          | /           | PCLK_CNT_LINE_MIN<br>Indicates minimum pixel clock counter value for each line. Update at every vsync or framedone. |

## CSI Pattern Generation Length Register

| Offset: 0x0030 |            |             | Register Name: CSIO_PTN_LEN_REG                                |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:0           | R/W        | 0x0         | PTN_LEN<br>The pattern length in byte when generating pattern. |

## CSI Pattern Generation Address Register

| Offset: 0x0034 |            |             | Register Name: CSIO_PTN_ADDR_REG                              |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:0           | R/W        | 0x0         | PTN_ADDR<br>The pattern DRAM address when generating pattern. |

## CSI Version Register

| Offset: 0x003C |            |             | Register Name: CSIO_VER_REG   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:0           | R/W        | /           | VER<br>Version of hardware circuit. Only can be read when version register read enable is on. |

## CSI Channel\_0 configuration register

| Offset Address: 0X0044 |            |             | Register Name: CSIO_CO_CFG_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | R/W        | 0           | PAD_VAL<br>Padding value when OUTPUT_FMT is prgb888<br>0x00~0xff  |
| 23:20                  | R/W        | 3           | INPUT_FMT<br>Input data format<br>0000: RAW stream<br>0001: reserved<br>0010: reserved<br>0011: YUV422<br>0100: YUV420<br>Others: reserved  |
| 19:16                  | R/W        | 0           | OUTPUT_FMT<br>Output data format<br>When the input format is set RAW stream<br>0000: field-raw-8<br>0001: field-raw-10<br>0010: field-raw-12<br>0011: reserved<br>0100: field-rgb565<br>0101: field-rgb888<br>0110: field-prgb888<br>0111: field-uv-combined<br>1000: frame-raw-8<br>1001: frame-raw-10<br>1010: frame-raw-12 |

|  |  |   |
|--|--|---|
|  |  | <p>1011: reserved</p> <p>1100: frame-rgb565</p> <p>1101: frame-rgb888</p> <p>1110: frame-prgb888</p> <p>1111: frame-uv-combined</p> <p>When the input format is set Bayer RGB242</p> <p>0000: planar RGB242</p> <p>When the input format is set YUV422</p> <p>0000: field planar YCbCr 422</p> <p>0001: field planar YCbCr 420</p> <p>0010: frame planar YCbCr 420</p> <p>0011: frame planar YCbCr 422</p> <p>0100: field planar YCbCr 422 UV combined</p> <p>0101: field planar YCbCr 420 UV combined</p> <p>0110: frame planar YCbCr 420 UV combined</p> <p>0111: frame planar YCbCr 422 UV combined</p> <p>1000: field MB YCbCr 422</p> <p>1001: field MB YCbCr 420</p> <p>1010: frame MB YCbCr 420</p> <p>1011: frame MB YCbCr 422</p> <p>1100: field planar YCbCr 422 10bit UV combined</p> <p>1101: field planar YCbCr 420 10bit UV combined</p> <p>1110: Reserved</p> <p>1111: Reserved</p> <p>When the input format is set YUV420</p> <p>0000: Reserved</p> <p>0001: field planar YCbCr 420</p> <p>0010: frame planar YCbCr 420</p> <p>0011: Reserved</p> <p>0100: Reserved</p> <p>0101: field planar YCbCr 420 UV combined</p> <p>0110: frame planar YCbCr 420 UV combined</p> <p>0111: Reserved</p> <p>1000: Reserved</p> <p>1001: field MB YCbCr 420</p> <p>1010: frame MB YCbCr 420</p> <p>1011: Reserved</p> <p>1100: Reserved</p> <p>1101: field planar YCbCr 420 10bit UV combined</p> <p>1110: Reserved</p> <p>1111: Reserved</p> |
|--|--|---|

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | Others: reserved   |
| 15:14 | /   | / | /  |
| 13    | R/W | 0 | VFLIP_EN<br>Vertical flip enable<br>When enabled, the received data will be arranged in vertical flip.<br>0:Disable<br>1:Enable  |
| 12    | R/W | 0 | HFLIP_EN<br>Horizontal flip enable<br>When enabled, the received data will be arranged in horizontal flip.<br>0:Disable<br>1:Enable  |
| 11:10 | R/W | 0 | FIELD_SEL<br>Field selection.<br>00: capturing with field 1.<br>01: capturing with field 2.<br>10: capturing with either field.<br>11: reserved  |
| 09:08 | R/W | 2 | INPUT_SEQ<br>Input data sequence, only valid for YUV422 and YUV420 input format.<br><br>All data interleaved in one channel:<br>00: YUYV<br>01: YVYU<br>10: UYVY<br>11: VYUY<br><br>Y and UV in separated channel:<br>x0: UV<br>x1: VU |
| 07:00 | /   | / | /  |

## CSI Channel\_0 scale register

| Offset Address: 0X004C |            |             | Register Name: CSIO_C0_SCALE_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:01                  | /          | /           | /   |
| 00                     | R/W        | 0           | QUART_EN<br>When this bit is set to 1, input image will be decimated to quarter size. All input format are supported. |

## CSI Channel\_0 FIFO 0 output buffer-A address register

| Offset Address: 0X0050 |            |             | Register Name: CSIO_C0_F0_BUFA_REG          |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                                 |
| 31:00                  | R/W        | 0           | COFO_BUFA<br>FIFO 0 output buffer-A address |

## CSI Channel\_0 FIFO 1 output buffer-A address register

| Offset Address: 0X0058 |            |             | Register Name: CSIO_C0_F1_BUFA_REG          |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                                 |
| 31:00                  | R/W        | 0           | C0F1_BUFA<br>FIFO 1 output buffer-A address |

## CSI Channel\_0 FIFO 2 output buffer-A address register

| Offset Address: 0X0060 |            |             | Register Name: CSIO_C0_F2_BUFA_REG          |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                                 |
| 31:00                  | R/W        | 0           | C0F2_BUFA<br>FIFO 2 output buffer-A address |

## CSI Channel\_0 status register

| Offset Address: 0X006C |            |             | Register Name: CSIO_C0_CAP_STA_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:03                  | /          | /           | /  |
| 02                     | R          | 0           | FIELD_STA<br>The status of the received field<br>0: Field 0<br>1: Field 1  |
| 01                     | R          | 0           | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured. |
| 00                     | R          | 0           | SCAP_STA<br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after  |

|  |  |  |   |
|--|--|--|---|
|  |  |  | enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br><br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |
|--|--|--|---|

## CSI Channel\_0 interrupt enable register

| Offset Address: 0X0070 |            |             | Register Name: CSIO_CO_INT_EN_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:08                  | /          | /           | /  |
| 07                     | R/W        | 0           | VS_INT_EN<br>vsync flag<br><br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame                                   |
| 06                     | R/W        | 0           | HB_OF_INT_EN<br>Hblank FIFO overflow<br><br>The bit is set when 3 FIFOs still overflow after the hblank.   |
| 05                     | R/W        | 0           | MUL_ERR_INT_EN<br>Multi-channel writing error<br><br>Indicates error has been detected for writing data to a wrong channel.  |
| 04                     | R/W        | 0           | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br><br>The bit is set when the FIFO 2 become overflow.  |
| 03                     | R/W        | 0           | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br><br>The bit is set when the FIFO 1 become overflow.  |
| 02                     | R/W        | 0           | FIFO0_OF_INT_EN<br>FIFO 0 overflow<br><br>The bit is set when the FIFO 0 become overflow.  |
| 01                     | R/W        | 0           | FD_INT_EN<br>Frame done<br><br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled. |
| 00                     | R/W        | 0           | CD_INT_EN<br>Capture done<br><br>Indicates the CSI has completed capturing the image data. For still capture, the bit is set when one frame data has been written to buffer.   |

|  |  |  |   |
|--|--|--|---|
|  |  |  | For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled.<br><br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |
|--|--|--|---|

## CSI Channel\_0 interrupt status register

| Offset Address: 0X0074 |            |             | Register Name: CSIO_CO_INT_STA_REG        |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                               |
| 31:08                  | /          | /           | /   |
| 07                     | R/W        | 0           | VS_PD<br>vsync flag                       |
| 06                     | R/W        | 0           | HB_OF_PD<br>Hblank FIFO overflow          |
| 05                     | R/W        | 0           | MUL_ERR_PD<br>Multi-channel writing error |
| 04                     | R/W        | 0           | FIFO2_OF_PD<br>FIFO 2 overflow            |
| 03                     | R/W        | 0           | FIFO1_OF_PD<br>FIFO 1 overflow            |
| 02                     | R/W        | 0           | FIFO0_OF_PD<br>FIFO 0 overflow            |
| 01                     | R/W        | 0           | FD_PD<br>Frame done                       |
| 00                     | R/W        | 0           | CD_PD<br>Capture done                     |

## CSI Channel\_0 horizontal size register

| Offset Address: 0X0080 |            |             | Register Name: CSIO_CO_HSIZE_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 500         | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.  |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 0           | HOR_START<br>Horizontal pixel unit start. Pixel is valid from this unit. |

## CSI Channel\_0 vertical size register

| Offset Address: 0X0084 |            |             | Register Name: CSIO_CO_VSIZE_REG                                |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 1EO         | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | VER_START<br>Vertical line start. data is valid from this line. |

## CSI Channel\_0 buffer length register

| Offset Address: 0X0088 |            |             | Register Name: CSIO_CO_BUF_LEN_REG                               |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 140         | BUF_LEN_C<br>Buffer length of chroma C in a line. Unit is byte.  |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | BUF_LEN<br>Buffer length of luminance Y in a line. Unit is byte. |

## CSI Channel\_0 flip size register

| Offset Address: 0X008C |            |             | Register Name: CSIO_CO_FLIP_SIZE_REG                       |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 1EO         | VER_LEN<br>Vertical line number when in vflip mode.        |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | VALID_LEN<br>Valid components of a line when in flip mode. |

## CSI Channel\_0 frame clock counter register

| Offset Address: 0x0090 |            |             | Register Name: CSIO_CO_FRM_CLK_CNT_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | /          | /           | /  |
| 23:00                  | R          | 0           | FRM_CLK_CNT<br>Counter value between every frame. For instant hardware frame rate statics.<br><br>The internal counter is added by one every 24MHz clock |

|  |  |  |  |
|--|--|--|--|
|  |  |  | cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0. |
|--|--|--|--|

## CSI Channel\_0 accumulated and internal clock counter register

| Offset Address: 0x0094 |            |             | Register Name: CSIO_C0_ACC_ITNL_CLK_CNT_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | <p><b>ACC_CLK_CNT</b></p> <p>The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame done, the software check this accumulated value and clear it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame.</p> <p>When frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing 0 to this register.</p> |
| 23:00                  | R          | 0           | <p><b>ITNL_CLK_CNT</b></p> <p>The instant value of internal frame clock counter.</p> <p>When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.</p>  |

## CSI Channel\_1 configuration register

| Offset Address: 0X0144 |            |             | Register Name: CSIO_C1_CFG_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | <p><b>PAD_VAL</b></p> <p>Padding value when OUTPUT_FMT is prgb888</p> <p>0x00~0xff</p>   |
| 23:20                  | R/W        | 3           | <p><b>INPUT_FMT</b></p> <p>Input data format</p> <p>0000: RAW stream</p> <p>0001: reserved</p> <p>0010: reserved</p> <p>0011: YUV422</p> <p>0100: YUV420</p> <p>Others: reserved</p> |
| 19:16                  | R/W        | 0           | <p><b>OUTPUT_FMT</b></p> <p>Output data format</p> <p>When the input format is set RAW stream</p> <p>0000: field-raw-8</p> <p>0001: field-raw-10</p>                                 |

|  |  |  |
|--|--|--|
|  |  | <p>0010: field-raw-12<br/>     0011: reserved<br/>     0100: field-rgb565<br/>     0101: field-rgb888<br/>     0110: field-prgb888<br/>     0111: field-uv-combined<br/>     1000: frame-raw-8<br/>     1001: frame-raw-10<br/>     1010: frame-raw-12<br/>     1011: reserved<br/>     1100: frame-rgb565<br/>     1101: frame-rgb888<br/>     1110: frame-prgb888<br/>     1111: frame-uv-combined</p> <p>When the input format is set Bayer RGB242<br/>     0000: planar RGB242</p> <p>When the input format is set YUV422<br/>     0000: field planar YCbCr 422<br/>     0001: field planar YCbCr 420<br/>     0010: frame planar YCbCr 420<br/>     0011: frame planar YCbCr 422<br/>     0100: field planar YCbCr 422 UV combined<br/>     0101: field planar YCbCr 420 UV combined<br/>     0110: frame planar YCbCr 420 UV combined<br/>     0111: frame planar YCbCr 422 UV combined<br/>     1000: field MB YCbCr 422<br/>     1001: field MB YCbCr 420<br/>     1010: frame MB YCbCr 420<br/>     1011: frame MB YCbCr 422<br/>     1100: field planar YCbCr 422 10bit UV combined<br/>     1101: field planar YCbCr 420 10bit UV combined<br/>     1110: Reserved<br/>     1111: Reserved</p> <p>When the input format is set YUV420<br/>     0000: Reserved<br/>     0001: field planar YCbCr 420<br/>     0010: frame planar YCbCr 420<br/>     0011: Reserved<br/>     0100: Reserved<br/>     0101: field planar YCbCr 420 UV combined<br/>     0110: frame planar YCbCr 420 UV combined<br/>     0111: Reserved</p> |
|--|--|--|

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 1000: Reserved<br>1001: field MB YCbCr 420<br>1010: frame MB YCbCr 420<br>1011: Reserved<br>1100: Reserved<br>1101: field planar YCbCr 420 10bit UV combined<br>1110: Reserved<br>1111: Reserved<br><br>Others: reserved                      |
| 15:14 | /   | / | /   |
| 13    | R/W | 0 | <b>VFLIP_EN</b><br>Vertical flip enable<br>When enabled, the received data will be arranged in vertical flip.<br>0:Disable<br>1:Enable  |
| 12    | R/W | 0 | <b>HFLIP_EN</b><br>Horizontal flip enable<br>When enabled, the received data will be arranged in horizontal flip.<br>0:Disable<br>1:Enable  |
| 11:10 | R/W | 0 | <b>FIELD_SEL</b><br>Field selection.<br>00: capturing with field 1.<br>01: capturing with field 2.<br>10: capturing with either field.<br>11: reserved  |
| 09:08 | R/W | 2 | <b>INPUT_SEQ</b><br>Input data sequence, only valid for YUV422 and YUV420 input format.<br><br>All data interleaved in one channel:<br>00: YUYV<br>01: YVYU<br>10: UYVY<br>11: VYUY<br><br>Y and UV in separated channel:<br>x0: UV<br>x1: VU |
| 07:00 | /   | / | /   |

## CSI Channel\_1 scale register

| Offset Address: 0X014C |            |             | Register Name: CSIO_C1_SCALE_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:01                  | /          | /           | /  |
| 00                     | R/W        | 0           | <b>QUART_EN</b><br>When this bit is set to 1, input image will be decimated to quarter size. All input format are supported. |

## CSI Channel\_1 FIFO 0 output buffer-A address register

| Offset Address: 0X0150 |            |             | Register Name: CSIO_C1_F0_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C1F0_BUFA</b><br>FIFO 0 output buffer-A address |

## CSI Channel\_1 FIFO 1 output buffer-A address register

| Offset Address: 0X0158 |            |             | Register Name: CSIO_C1_F1_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C1F1_BUFA</b><br>FIFO 1 output buffer-A address |

## CSI Channel\_1 FIFO 2 output buffer-A address register

| Offset Address: 0X0160 |            |             | Register Name: CSIO_C1_F2_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C1F2_BUFA</b><br>FIFO 2 output buffer-A address |

## CSI Channel\_1 status register

| Offset Address: 0X016C |            |             | Register Name: CSIO_C1_CAP_STA_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:03                  | /          | /           | /  |
| 02                     | R          | 0           | <b>FIELD_STA</b><br>The status of the received field<br>0: Field 0<br>1: Field 1 |
| 01                     | R          | 0           | <b>VCAP_STA</b><br>Video capture in progress                                     |

|    |   |   |   |
|----|---|---|---|
|    |   |   | Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.   |
| 00 | R | 0 | <p>SCAP_STA<br/>Still capture in progress</p> <p>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.</p> <p>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end.</p> |

## CSI Channel\_1 interrupt enable register

| Offset Address: 0X0170 |            |             | Register Name: CSIO_C1_INT_EN_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:08                  | /          | /           | /  |
| 07                     | R/W        | 0           | <p>VS_INT_EN<br/>vsync flag</p> <p>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame</p> |
| 06                     | R/W        | 0           | <p>HB_OF_INT_EN<br/>Hblank FIFO overflow</p> <p>The bit is set when 3 FIFOs still overflow after the hblank.</p>   |
| 05                     | R/W        | 0           | <p>MUL_ERR_INT_EN<br/>Multi-channel writing error</p> <p>Indicates error has been detected for writing data to a wrong channel.</p>  |
| 04                     | R/W        | 0           | <p>FIFO2_OF_INT_EN<br/>FIFO 2 overflow</p> <p>The bit is set when the FIFO 2 become overflow.</p>  |
| 03                     | R/W        | 0           | <p>FIFO1_OF_INT_EN<br/>FIFO 1 overflow</p> <p>The bit is set when the FIFO 1 become overflow.</p>  |
| 02                     | R/W        | 0           | <p>FIFO0_OF_INT_EN<br/>FIFO 0 overflow</p> <p>The bit is set when the FIFO 0 become overflow.</p>  |
| 01                     | R/W        | 0           | <p>FD_INT_EN<br/>Frame done</p> <p>Indicates the CSI has finished capturing an image frame.</p>  |

|    |     |   |   |
|----|-----|---|---|
|    |     |   | Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.  |
| 00 | R/W | 0 | <p>CD_INT_EN</p> <p>Capture done</p> <p>Indicates the CSI has completed capturing the image data.</p> <p>For still capture, the bit is set when one frame data has been written to buffer.</p> <p>For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled.</p> <p>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end.</p> |

## CSI Channel\_1 interrupt status register

| Offset Address: 0X0174 |            |             | Register Name: CSIO_C1_INT_STA_REG        |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                               |
| 31:08                  | /          | /           | /   |
| 07                     | R/W        | 0           | VS_PD<br>vsync flag                       |
| 06                     | R/W        | 0           | HB_OF_PD<br>Hblank FIFO overflow          |
| 05                     | R/W        | 0           | MUL_ERR_PD<br>Multi-channel writing error |
| 04                     | R/W        | 0           | FIFO2_OF_PD<br>FIFO 2 overflow            |
| 03                     | R/W        | 0           | FIFO1_OF_PD<br>FIFO 1 overflow            |
| 02                     | R/W        | 0           | FIFO0_OF_PD<br>FIFO 0 overflow            |
| 01                     | R/W        | 0           | FD_PD<br>Frame done                       |
| 00                     | R/W        | 0           | CD_PD<br>Capture done                     |

## CSI Channel\_1 horizontal size register

| Offset Address: 0X0180 |            |             | Register Name: CSIO_C1_HSIZE_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 500         | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.         |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | HOR_START<br>Horizontal pixel clock start. Pixel data is valid from this clock. |

## CSI Channel\_1 vertical size register

| Offset Address: 0X0184 |            |             | Register Name: CSIO_C1_VSIZE_REG                                |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 1E0         | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | VER_START<br>Vertical line start. data is valid from this line. |

## CSI Channel\_1 buffer length register

| Offset Address: 0X0188 |            |             | Register Name: CSIO_C1_BUF_LEN_REG                               |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 140         | BUF_LEN_C<br>Buffer length of chroma C in a line. Unit is byte.  |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | BUF_LEN<br>Buffer length of luminance Y in a line. Unit is byte. |

## CSI Channel\_1 flip size register

| Offset Address: 0X018C |            |             | Register Name: CSIO_C1_FLIP_SIZE_REG                       |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 1E0         | VER_LEN<br>Vertical line number when in vflip mode.        |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | VALID_LEN<br>Valid components of a line when in flip mode. |

## CSI Channel\_1 frame clock counter register

| Offset Address: 0x0190 |            |             | Register Name: CSIO_C1_FRM_CLK_CNT_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | /          | /           | /   |
| 23:00                  | R          | 0           | <p><b>FRM_CLK_CNT</b><br/>           Counter value between every frame. For instant hardware frame rate statics.</p> <p>The internal counter is added by one every 24MHz clock cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0. Then the FRM_CLK_CNT is added to ACC_CLK_CNT.</p> |

## CSI Channel\_1 accumulated and internal clock counter register

| Offset Address: 0x0194 |            |             | Register Name: CSIO_C1_ACC_ITNL_CLK_CNT_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | <p><b>ACC_CLK_CNT</b><br/>           The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame done, the software check this accumulated value and clear it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame.</p> <p>When frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing 0 to this register.</p> |
| 23:00                  | R          | 0           | <p><b>ITNL_CLK_CNT</b><br/>           The instant value of internal frame clock counter.<br/>           When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.</p>  |

## CSI Channel\_2 configuration register

| Offset Address: 0X0244 |            |             | Register Name: CSIO_C2_CFG_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | <p><b>PAD_VAL</b><br/>           Padding value when OUTPUT_FMT is prgb888<br/>           0x00~0xff</p> |
| 23:20                  | R/W        | 3           | <p><b>INPUT_FMT</b><br/>           Input data format<br/>           0000: RAW stream</p>               |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 0001: reserved<br>0010: reserved<br>0011: YUV422<br>0100: YUV420<br>Others: reserved  |
| 19:16 | R/W | 0 | <p>OUTPUT_FMT</p> <p>Output data format</p> <p>When the input format is set RAW stream</p> <p>0000: field-raw-8<br/>         0001: field-raw-10<br/>         0010: field-raw-12<br/>         0011: reserved<br/>         0100: field-rgb565<br/>         0101: field-rgb888<br/>         0110: field-prgb888<br/>         0111: field-uv-combined<br/>         1000: frame-raw-8<br/>         1001: frame-raw-10<br/>         1010: frame-raw-12<br/>         1011: reserved<br/>         1100: frame-rgb565<br/>         1101: frame-rgb888<br/>         1110: frame-prgb888<br/>         1111: frame-uv-combined</p> <p>When the input format is set Bayer RGB242</p> <p>0000: planar RGB242</p> <p>When the input format is set YUV422</p> <p>0000: field planar YCbCr 422<br/>         0001: field planar YCbCr 420<br/>         0010: frame planar YCbCr 420<br/>         0011: frame planar YCbCr 422<br/>         0100: field planar YCbCr 422 UV combined<br/>         0101: field planar YCbCr 420 UV combined<br/>         0110: frame planar YCbCr 420 UV combined<br/>         0111: frame planar YCbCr 422 UV combined<br/>         1000: field MB YCbCr 422<br/>         1001: field MB YCbCr 420<br/>         1010: frame MB YCbCr 420<br/>         1011: frame MB YCbCr 422<br/>         1100: field planar YCbCr 422 10bit UV combined<br/>         1101: field planar YCbCr 420 10bit UV combined<br/>         1110: Reserved<br/>         1111: Reserved</p> |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | <p>When the input format is set YUV420</p> <p>0000: Reserved</p> <p>0001: field planar YCbCr 420</p> <p>0010: frame planar YCbCr 420</p> <p>0011: Reserved</p> <p>0100: Reserved</p> <p>0101: field planar YCbCr 420 UV combined</p> <p>0110: frame planar YCbCr 420 UV combined</p> <p>0111: Reserved</p> <p>1000: Reserved</p> <p>1001: field MB YCbCr 420</p> <p>1010: frame MB YCbCr 420</p> <p>1011: Reserved</p> <p>1100: Reserved</p> <p>1101: field planar YCbCr 420 10bit UV combined</p> <p>1110: Reserved</p> <p>1111: Reserved</p> <p><b>Others: reserved</b></p> |
| 15:14 | /   | / | /   |
| 13    | R/W | 0 | <p>VFLIP_EN</p> <p>Vertical flip enable</p> <p>When enabled, the received data will be arranged in vertical flip.</p> <p>0:Disable</p> <p>1:Enable</p>  |
| 12    | R/W | 0 | <p>HFLIP_EN</p> <p>Horizontal flip enable</p> <p>When enabled, the received data will be arranged in horizontal flip.</p> <p>0:Disable</p> <p>1:Enable</p>  |
| 11:10 | R/W | 0 | <p>FIELD_SEL</p> <p>Field selection.</p> <p>00: capturing with field 1.</p> <p>01: capturing with field 2.</p> <p>10: capturing with either field.</p> <p>11: reserved</p>  |
| 09:08 | R/W | 2 | <p>INPUT_SEQ</p> <p>Input data sequence, only valid for YUV422 and YUV420 input format.</p> <p>All data interleaved in one channel:</p>   |

|       |   |   |  |
|-------|---|---|--|
|       |   |   | 00: YUYV<br>01: YVYU<br>10: UYVY<br>11: VYUY<br><br>Y and UV in separated channel:<br>x0: UV<br>x1: VU |
| 07:00 | / | / | /  |

## CSI Channel\_2 scale register

| Offset Address: 0X024C |            |             | Register Name: CSIO_C2_SCALE_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:01                  | /          | /           | /  |
| 00                     | R/W        | 0           | <b>QUART_EN</b><br>When this bit is set to 1, input image will be decimated to quarter size. All input format are supported. |

## CSI Channel\_2 FIFO 0 output buffer-A address register

| Offset Address: 0X0250 |            |             | Register Name: CSIO_C2_F0_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C2F0_BUFA</b><br>FIFO 0 output buffer-A address |

## CSI Channel\_2 FIFO 1 output buffer-A address register

| Offset Address: 0X0258 |            |             | Register Name: CSIO_C2_F1_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C2F1_BUFA</b><br>FIFO 1 output buffer-A address |

## CSI Channel\_2 FIFO 2 output buffer-A address register

| Offset Address: 0X0260 |            |             | Register Name: CSIO_C2_F2_BUFA_REG                 |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:00                  | R/W        | 0           | <b>C2F2_BUFA</b><br>FIFO 2 output buffer-A address |

## CSI Channel\_2 status register

| Offset Address: 0X026C |            |             | Register Name: CSIO_C2_CAP_STA_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:03                  | /          | /           | /  |
| 02                     | R          | 0           | <b>FIELD_STA</b><br>The status of the received field<br>0: Field 0<br>1: Field 1   |
| 01                     | R          | 0           | <b>VCAP_STA</b><br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.  |
| 00                     | R          | 0           | <b>SCAP_STA</b><br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |

## CSI Channel\_2 interrupt enable register

| Offset Address: 0X0270 |            |             | Register Name: CSIO_C2_INT_EN_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:08                  | /          | /           | /   |
| 07                     | R/W        | 0           | <b>VS_INT_EN</b><br>vsync flag<br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame |
| 06                     | R/W        | 0           | <b>HB_OF_INT_EN</b><br>Hblank FIFO overflow<br>The bit is set when 3 FIFOs still overflow after the hblank.   |
| 05                     | R/W        | 0           | <b>MUL_ERR_INT_EN</b><br>Multi-channel writing error<br>Indicates error has been detected for writing data to a wrong channel.  |

|    |     |   |  |
|----|-----|---|--|
| 04 | R/W | 0 | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br>The bit is set when the FIFO 2 become overflow.  |
| 03 | R/W | 0 | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br>The bit is set when the FIFO 1 become overflow.  |
| 02 | R/W | 0 | FIFO0_OF_INT_EN<br>FIFO 0 overflow<br>The bit is set when the FIFO 0 become overflow.  |
| 01 | R/W | 0 | FD_INT_EN<br>Frame done<br>Indicates the CSI has finished capturing an image frame.<br>Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.  |
| 00 | R/W | 0 | CD_INT_EN<br>Capture done<br>Indicates the CSI has completed capturing the image data.<br>For still capture, the bit is set when one frame data has been written to buffer.<br>For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

## CSI Channel\_2 interrupt status register

| Offset Address: 0X0274 |            |             | Register Name: CSIO_C2_INT_STA_REG        |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                               |
| 31:08                  | /          | /           | /   |
| 07                     | R/W        | 0           | VS_PD<br>vsync flag                       |
| 06                     | R/W        | 0           | HB_OF_PD<br>Hblank FIFO overflow          |
| 05                     | R/W        | 0           | MUL_ERR_PD<br>Multi-channel writing error |
| 04                     | R/W        | 0           | FIFO2_OF_PD<br>FIFO 2 overflow            |
| 03                     | R/W        | 0           | FIFO1_OF_PD<br>FIFO 1 overflow            |

|    |     |   |                                |
|----|-----|---|--------------------------------|
| 02 | R/W | 0 | FIFO0_OF_PD<br>FIFO 0 overflow |
| 01 | R/W | 0 | FD_PD<br>Frame done            |
| 00 | R/W | 0 | CD_PD<br>Capture done          |

### CSI Channel\_2 horizontal size register

| Offset Address: 0X0280 |            |             | Register Name: CSIO_C2_HSIZE_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 500         | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.         |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | HOR_START<br>Horizontal pixel clock start. Pixel data is valid from this clock. |

### CSI Channel\_2 vertical size register

| Offset Address: 0X0284 |            |             | Register Name: CSIO_C2_VSIZE_REG                                |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 1E0         | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | VER_START<br>Vertical line start. data is valid from this line. |

### CSI Channel\_2 buffer length register

| Offset Address: 0X0288 |            |             | Register Name: CSIO_C2_BUF_LEN_REG                               |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 140         | BUF_LEN_C<br>Buffer length of chroma C in a line. Unit is byte.  |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | BUF_LEN<br>Buffer length of luminance Y in a line. Unit is byte. |

## CSI Channel\_2 flip size register

| Offset Address: 0X028C |            |             | Register Name: CSIO_C2_FLIP_SIZE_REG                       |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 1EO         | VER_LEN<br>Vertical line number when in vflip mode.        |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | VALID_LEN<br>Valid components of a line when in flip mode. |

## CSI Channel\_2 frame clock counter register

| Offset Address: 0x0290 |            |             | Register Name: CSIO_C2_FRM_CLK_CNT_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | /          | /           | /   |
| 23:00                  | R          | 0           | FRM_CLK_CNT<br>Counter value between every frame. For instant hardware frame rate statics.<br><br>The internal counter is added by one every 24MHz clock cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0. Then the FRM_CLK_CNT is added to ACC_CLK_CNT. |

## CSI Channel\_2 accumulated and internal clock counter register

| Offset Address: 0x0294 |            |             | Register Name: CSIO_C2_ACC_ITNL_CLK_CNT_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | ACC_CLK_CNT<br>The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame done, the software check this accumulated value and clear it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame.<br><br>When frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing 0 to this register. |
| 23:00                  | R          | 0           | ITNL_CLK_CNT<br>The instant value of internal frame clock counter.<br>When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.  |

## CSI Channel\_3 configuration register

| Offset Address: 0X0344 |            |             | Register Name: CSI0_C3_CFG_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:24                  | R/W        | 0           | PAD_VAL<br>Padding value when OUTPUT_FMT is prgb888<br>0x00~0xff   |
| 23:20                  | R/W        | 3           | INPUT_FMT<br>Input data format<br>0000: RAW stream<br>0001: reserved<br>0010: reserved<br>0011: YUV422<br>0100: YUV420<br>Others: reserved   |
| 19:16                  | R/W        | 0           | OUTPUT_FMT<br>Output data format<br>When the input format is set RAW stream<br>0000: field-raw-8<br>0001: field-raw-10<br>0010: field-raw-12<br>0011: reserved<br>0100: field-rgb565<br>0101: field-rgb888<br>0110: field-prgb888<br>0111: field-uv-combined<br>1000: frame-raw-8<br>1001: frame-raw-10<br>1010: frame-raw-12<br>1011: reserved<br>1100: frame-rgb565<br>1101: frame-rgb888<br>1110: frame-prgb888<br>1111: frame-uv-combined<br><br>When the input format is set Bayer RGB242<br>0000: planar RGB242<br><br>When the input format is set YUV422<br>0000: field planar YCbCr 422<br>0001: field planar YCbCr 420<br>0010: frame planar YCbCr 420<br>0011: frame planar YCbCr 422 |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | <p>0100: field planar YCbCr 422 UV combined<br/>     0101: field planar YCbCr 420 UV combined<br/>     0110: frame planar YCbCr 420 UV combined<br/>     0111: frame planar YCbCr 422 UV combined<br/>     1000: field MB YCbCr 422<br/>     1001: field MB YCbCr 420<br/>     1010: frame MB YCbCr 420<br/>     1011: frame MB YCbCr 422<br/>     1100: field planar YCbCr 422 10bit UV combined<br/>     1101: field planar YCbCr 420 10bit UV combined<br/>     1110: Reserved<br/>     1111: Reserved</p> <p>When the input format is set YUV420<br/>     0000: Reserved<br/>     0001: field planar YCbCr 420<br/>     0010: frame planar YCbCr 420<br/>     0011: Reserved<br/>     0100: Reserved<br/>     0101: field planar YCbCr 420 UV combined<br/>     0110: frame planar YCbCr 420 UV combined<br/>     0111: Reserved<br/>     1000: Reserved<br/>     1001: field MB YCbCr 420<br/>     1010: frame MB YCbCr 420<br/>     1011: Reserved<br/>     1100: Reserved<br/>     1101: field planar YCbCr 420 10bit UV combined<br/>     1110: Reserved<br/>     1111: Reserved</p> <p>Others: reserved</p> |
| 15:14 | /   | / | /  |
| 13    | R/W | 0 | <p>VFLIP_EN<br/>     Vertical flip enable<br/>     When enabled, the received data will be arranged in vertical flip.<br/>     0:Disable<br/>     1:Enable</p>   |
| 12    | R/W | 0 | <p>HFLIP_EN<br/>     Horizontal flip enable<br/>     When enabled, the received data will be arranged in horizontal flip.<br/>     0:Disable</p>   |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | 1:Enable   |
| 11:10 | R/W | 0 | <p>FIELD_SEL<br/>Field selection.</p> <p>00: capturing with field 1.</p> <p>01: capturing with field 2.</p> <p>10: capturing with either field.</p> <p>11: reserved</p>  |
| 09:08 | R/W | 2 | <p>INPUT_SEQ<br/>Input data sequence, only valid for YUV422 and YUV420 input format.</p> <p>All data interleaved in one channel:</p> <p>00: YUYV</p> <p>01: YVYU</p> <p>10: UYVY</p> <p>11: VYUY</p> <p>Y and UV in separated channel:</p> <p>x0: UV</p> <p>x1: VU</p> |
| 07:00 | /   | / | /  |

### CSI Channel\_3 scale register

| Offset Address: 0X034C |            |             | Register Name: CSIO_C3_SCALE_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:01                  | /          | /           | /  |
| 00                     | R/W        | 0           | <p>QUART_EN</p> <p>When this bit is set to 1, input image will be decimated to quarter size. All input format are supported.</p> |

### CSI Channel\_3 FIFO 0 output buffer-A address register

| Offset Address: 0X0350 |            |             | Register Name: CSIO_C3_F0_BUFA_REG          |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                                 |
| 31:00                  | R/W        | 0           | C3F0_BUFA<br>FIFO 0 output buffer-A address |

### CSI Channel\_3 FIFO 1 output buffer-A address register

| Offset Address: 0X0358 |            |             | Register Name: CSIO_C3_F1_BUFA_REG |
|------------------------|------------|-------------|------------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                        |
| 31:00                  | R/W        | 0           | C3F1_BUFA                          |

|  |  |  |                                |
|--|--|--|--------------------------------|
|  |  |  | FIFO 1 output buffer-A address |
|--|--|--|--------------------------------|

### CSI Channel\_3 FIFO 2 output buffer-A address register

| Offset Address: 0X0360 |            |             | Register Name: CSIO_C3_F2_BUFA_REG          |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description                                 |
| 31:00                  | R/W        | 0           | C3F2_BUFA<br>FIFO 2 output buffer-A address |

### CSI Channel\_3 status register

| Offset Address: 0X036C |            |             | Register Name: CSIO_C3_CAP_STA_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:03                  | /          | /           | /   |
| 02                     | R          | 0           | FIELD_STA<br>The status of the received field<br>0: Field 0<br>1: Field 1   |
| 01                     | R          | 0           | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.  |
| 00                     | R          | 0           | SCAP_STA<br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |

### CSI Channel\_3 interrupt enable register

| Offset Address: 0X0370 |            |             | Register Name: CSIO_C3_INT_EN_REG |
|------------------------|------------|-------------|-----------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                       |
| 31:08                  | /          | /           | /                                 |
| 07                     | R/W        | 0           | VS_INT_EN<br>vsync flag           |

|    |     |   |   |
|----|-----|---|---|
|    |     |   | The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame   |
| 06 | R/W | 0 | HB_OF_INT_EN<br><br>Hblank FIFO overflow<br><br>The bit is set when 3 FIFOs still overflow after the hblank.  |
| 05 | R/W | 0 | MUL_ERR_INT_EN<br><br>Multi-channel writing error<br><br>Indicates error has been detected for writing data to a wrong channel.   |
| 04 | R/W | 0 | FIFO2_OF_INT_EN<br><br>FIFO 2 overflow<br><br>The bit is set when the FIFO 2 become overflow.   |
| 03 | R/W | 0 | FIFO1_OF_INT_EN<br><br>FIFO 1 overflow<br><br>The bit is set when the FIFO 1 become overflow.   |
| 02 | R/W | 0 | FIFO0_OF_INT_EN<br><br>FIFO 0 overflow<br><br>The bit is set when the FIFO 0 become overflow.   |
| 01 | R/W | 0 | FD_INT_EN<br><br>Frame done<br><br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.  |
| 00 | R/W | 0 | CD_INT_EN<br><br>Capture done<br><br>Indicates the CSI has completed capturing the image data. For still capture, the bit is set when one frame data has been written to buffer.<br><br>For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled.<br><br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

### CSI Channel\_3 interrupt status register

| Offset Address: 0X0374 |            |             | Register Name: CSIO_C3_INT_STA_REG |
|------------------------|------------|-------------|------------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                        |
| 31:08                  | /          | /           | /                                  |
| 07                     | R/W        | 0           | VS_PD                              |

|    |     |   |   |
|----|-----|---|---|
|    |     |   | vsync flag                                |
| 06 | R/W | 0 | HB_OF_PD<br>Hblank FIFO overflow          |
| 05 | R/W | 0 | MUL_ERR_PD<br>Multi-channel writing error |
| 04 | R/W | 0 | FIFO2_OF_PD<br>FIFO 2 overflow            |
| 03 | R/W | 0 | FIFO1_OF_PD<br>FIFO 1 overflow            |
| 02 | R/W | 0 | FIFO0_OF_PD<br>FIFO 0 overflow            |
| 01 | R/W | 0 | FD_PD<br>Frame done                       |
| 00 | R/W | 0 | CD_PD<br>Capture done                     |

## CSI Channel\_3 horizontal size register

| Offset Address: 0X0380 |            |             | Register Name: CSIO_C3_HSIZE_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 500         | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.         |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | HOR_START<br>Horizontal pixel clock start. Pixel data is valid from this clock. |

## CSI Channel\_3 vertical size register

| Offset Address: 0X0384 |            |             | Register Name: CSIO_C3_VSIZE_REG                                |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 1E0         | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /          | /           | /   |
| 12:00                  | R/W        | 0           | VER_START<br>Vertical line start. data is valid from this line. |

## CSI Channel\_3 buffer length register

| Offset Address: 0X0388 |            |             | Register Name: CSIO_C3_BUF_LEN_REG                               |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 140         | BUF_LEN_C<br>Buffer length of chroma C in a line. Unit is byte.  |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | BUF_LEN<br>Buffer length of luminance Y in a line. Unit is byte. |

## CSI Channel\_3 flip size register

| Offset Address: 0X038C |            |             | Register Name: CSIO_C3_FLIP_SIZE_REG                       |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:29                  | /          | /           | /  |
| 28:16                  | R/W        | 1E0         | VER_LEN<br>Vertical line number when in vflip mode.        |
| 15:13                  | /          | /           | /  |
| 12:00                  | R/W        | 280         | VALID_LEN<br>Valid components of a line when in flip mode. |

## CSI Channel\_3 frame clock counter register

| Offset Address: 0x0390 |            |             | Register Name: CSIO_C3_FRM_CLK_CNT_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | /          | /           | /   |
| 23:00                  | R          | 0           | FRM_CLK_CNT<br>Counter value between every frame. For instant hardware frame rate statics.<br><br>The internal counter is added by one every 24MHz clock cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0. Then the FRM_CLK_CNT is added to ACC_CLK_CNT. |

## CSI Channel\_3 accumulated and internal clock counter register

| Offset Address: 0x0394 |            |             | Register Name: CSIO_C3_ACC_ITNL_CLK_CNT_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:24                  | R/W        | 0           | ACC_CLK_CNT<br>The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame done, the software check this accumulated value and clear it to 0. If |

|       |   |   |  |
|-------|---|---|--|
|       |   |   | <p>the ACC_CLK_CNT is larger than 1, the software has lost frame.</p> <p>When frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing 0 to this register.</p>  |
| 23:00 | R | 0 | <p>ITNL_CLK_CNT</p> <p>The instant value of internal frame clock counter.</p> <p>When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.</p> |

## CCI Control Register

| Offset Address: 0x000 |            |             | Register Name: CCI_CTRL   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31                    | R/W        | 0           | <p>SINGLE_TRAN</p> <p>0: Transmission idle</p> <p>1: Start single transmission</p> <p>Automatically cleared to '0' when finished. Abort current transmission immediately if changing from '1' to '0'. If slave not respond for the expected status over the time defined by TIMEOUT, current transmission will stop. PACKET_CNT will return the sequence number when transmission fail. All format setting and data will be loaded from registers and FIFO when transmission start.</p> |
| 30                    | R/W        | 0           | <p>REPEAT_TRAN</p> <p>0: transmission idle</p> <p>1: repeated transmission</p> <p>When this bit is set to 1, transmission repeats when trigger signal (such as VSYNC/ VCAP done ) repeats.</p> <p>If changing this bit from '1' to '0' during transmission, the current transmission will be guaranteed then stop.</p>  |
| 29                    | R/W        | 0           | <p>RESTART_MODE</p> <p>0: RESTART</p> <p>1: STOP+START</p> <p>Define the CCI action after sending register address.</p>   |
| 28                    | R/W        | 0           | <p>READ_TRAN_MODE</p> <p>0: send slave_id+W</p> <p>1: do not send slave_id+W</p> <p>Setting this bit to 1 if reading from a slave which register width is equal to 0.</p>   |
| 27:24                 | R          | 0           | <p>TRAN_RESULT</p> <p>000: OK</p>   |

|       |     |   |  |
|-------|-----|---|--|
|       |     |   | 001: FAIL<br>Other: Reserved   |
| 23:16 | R   | / | CCI_STA<br>0x00: bus error<br>0x08: START condition transmitted<br>0x10: Repeated START condition transmitted<br>0x18: Address + Write bit transmitted, ACK received<br>0x20: Address + Write bit transmitted, ACK not received<br>0x28: Data byte transmitted in master mode, ACK received<br>0x30: Data byte transmitted in master mode, ACK not received<br>0x38: Arbitration lost in address or data byte<br>0x40: Address + Read bit transmitted, ACK received<br>0x48: Address + Read bit transmitted, ACK not received<br>0x50: Data byte received in master mode, ACK received<br>0x58: Data byte received in master mode, ACK not received<br>0x01: Timeout when sending 9 <sup>th</sup> SCL clk<br>Other: Reserved |
| 15:2  | /   | / | /  |
| 1     | R/W | 0 | SOFT_RESET<br>0: normal<br>1: reset  |
| 0     | R/W | 0 | CCI_EN<br>0: Module disable<br>1: Module enable  |

## CCI Transmission Configuration Register

| Offset Address: 0x004 |            |             | Register Name: CCI_CFG  |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:24                 | R/W        | 0x10        | TIMEOUT_N<br>When sending the 9 <sup>th</sup> clock, assert fail signal when slave device did not response after $N \cdot F_{SCL}$ cycles. And software must do a reset to CCI module and send a stop condition to slave. |
| 23:16                 | R/W        | 0x00        | INTERVAL<br>Define the interval between each packet in $40 \cdot F_{SCL}$ cycles.<br>0~255  |
| 15                    | R/W        | 0           | PACKET_MODE<br>Select where to load slave id / data width<br>0: Compact mode<br>1: Complete mode  |

|      |     |   |  |
|------|-----|---|--|
|      |     |   | In compact mode, slave id/register width / data width will be loaded from CCI_FMT register, only address and data read from memory.<br><br>In complete mode, they will be loaded from packet memory. |
| 14:8 | /   | / | /  |
| 7    | R/W | 0 | SRC_SEL<br>0: From register CCI_FIFO_ACC<br>1: From dram address define by CCI_PARA_BASE<br>Read packet data source select.  |
| 6:4  | R/W | 0 | TRIG_MODE<br>Transmit mode:<br>000: Immediately, no trigger<br>001: Reserved<br>010: CSIO int trigger<br>011: CSI1 int trigger   |
| 3:0  | R/W | 0 | CSI_TRIG<br>CSI Int trig signal select:<br>0000: First HREF start<br>0001: Last HREF done<br>0010: Line counter trigger<br>other: Reserved   |

## CCI Packet Format Register

| Offset Address: 0x008 |            |             | Register Name: CCI_FMT   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:25                 | R/W        | 0           | SLV_ID<br>7bit address   |
| 24                    | R/W        | 0           | CMD<br>0: write<br>1: read   |
| 23:20                 | R/W        | 1           | ADDR_BYTEx<br>How many bytes be sent as address<br>0~15  |
| 19:16                 | R/W        | 1           | DATA_BYTEx<br>How many bytes be sent/received as data<br>1~15<br>Normally use ADDR_DATA with 0_2, 1_1, 1_2, 2_1, 2_2 access mode. If DATA bytes is 0, transmission will not start. In complete mode, the ADDR_BYTEx and DATA_BYTEx is defined in a byte's high/low 4bit. |
| 15:0                  | R/W        | 1           | PACKET_CNT<br>FIFO data be transmitted as PACKET_CNT packets in  |

|  |  |  |  |
|--|--|--|--|
|  |  |  | current format.<br>Total bytes not exceed 32bytes. |
|--|--|--|--|

## CCI Bus Control Register

| Offset Address: 0x00C |            |             | Register Name: CCI_BUS_CTRL   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:16                 | R/W        | 0           | DLY_CYC<br>0~65535 $F_{SCL}$ cycles between each transmission                                 |
| 15                    | R/W        | 0           | DLY_TRIG<br>0: disable<br>1: execute transmission after internal counter delay when triggered |
| 14:12                 | R/W        | 0x2         | CLK_N<br>CCI bus sampling clock $F_0=24\text{MHz}/2^{\text{CLK\_N}}$                          |
| 11:8                  | R/W        | 0x5         | CLK_M<br>CCI output SCL frequency is<br>$F_{SCL}=F_1/10=(F_0/(CLK\_M+1))/10$                  |
| 7                     | R          | /           | SCL_STA<br>SCL current status   |
| 6                     | R          | /           | SDA_STA<br>SDA current status   |
| 5                     | R/W        | 0           | SCL_PEN<br>SCL PAD enable   |
| 4                     | R/W        | 0           | SDA_PEN<br>SDA PAD enable   |
| 3                     | R/W        | 0           | SCL_MOV<br>SCL manual output value  |
| 2                     | R/W        | 0           | SDA_MOV<br>SDA manual output value  |
| 1                     | R/W        | 0           | SCL_MOE<br>SCL manual output en   |
| 0                     | R/W        | 0           | SDA_MOE<br>SDA manual output en   |

## CCI Dram Input Base Register

| Offset Address: 0x010 |            |             | Register Name: CCI_PARA_BASE   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:0                  | R/W        | 0           | DRAM_BASE<br>Dram address for CCI data, used in dram input mode.<br>CCI transmission read/write data from/to dram in byte. |

## CCI Interrupt Control Register

| Offset Address: 0x014 |            |             | Register Name: CCI_INT_CTRL |
|-----------------------|------------|-------------|-----------------------------|
| Bit                   | Read/Write | Default/Hex | Description                 |
| 31:18                 | /          | /           | /                           |
| 17                    | R/W        | 0           | S_TRAN_ERR_INT_EN           |
| 16                    | R/W        | 0           | S_TRAN_COM_INT_EN           |
| 15:2                  | /          | /           | /                           |
| 1                     | R/W        | 0           | S_TRAN_ERR_PD               |
| 0                     | R/W        | 0           | S_TRAN_COM_PD               |

## CCI Line Counter Trigger Control Register

| Offset Address: 0x018 |            |             | Register Name: CCI_LC_TRIG   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:13                 | /          | /           | /  |
| 12:0                  | R/W        | 0           | LN_CNT<br>0~8191: line counter send trigger when 1 <sup>st</sup> ~8192 <sup>th</sup> line is received. |

## CCI FIFO Access Register

| Offset Address: 0x100~0x13f |            |             | Register Name: CCI_FIFO_ACC   |
|-----------------------------|------------|-------------|---|
| Bit                         | Read/Write | Default/Hex | Description   |
| 31:0                        | R/W        | 0           | DATA_FIFO<br>From 0x100 to 0x13f, CCI data FIFO is 64bytes, used in FIFO input mode. CCI transmission read/write data from/to FIFO in byte. |

## CCI Reserved Register

| Offset Address: 0x200~0x220 |            |             | Register Name: CCI_RSV_REG  |
|-----------------------------|------------|-------------|---|
| Bit                         | Read/Write | Default/Hex | Description   |
| 31:0                        | R/W        | /           | From 0x200 to 0x220 address, normal TWI registers are copied here. All transmission will be act like hardware controlling these registers. And don't change them in transmission. |

# Chapter 7

## Interfaces

This chapter describes the external peripherals of A33 processor, including:

- SD 3.0
- TWI
- SPI
- UART
- USB DRD
- USB Host
- Digital audio interface
- RSB

## 7.1 SD/MMC

### 7.1.1 Overview

The A33 processor comes with three SD/MMC controllers.

The SD/MMC controller can be configured as a Secure Digital Multimedia Card controller, which simultaneously supports Secure Digital memory (SD Memo), Secure Digital I/O (SDIO), Multimedia Cards (MMC), eMMC Card and Consumer Electronics Advanced Transport Architecture (CE-ATA).

The SD2.0 controller includes the following features:

- Support Secure Digital memory protocol commands (up to SD2.0)
- Support Secure Digital I/O protocol commands
- Support multimedia card protocol commands (up to MMC4.41)
- Support CE-ATA digital protocol commands
- Support eMMC boot operation and alternative boot operation
- Support Command Completion signal and interrupt to host processor and Command Completion Signal disable feature
- Support one SD (Version1.0 to 2.0) or MMC (Version3.3 to 4.41) or CE-ATA device
- Support hardware CRC generation and error detection
- Support programmable baud rate
- Support host pull-up control
- Support SDIO interrupts in 1-bit and 4-bit modes
- Support SDIO suspend and resume operation
- Support SDIO read wait
- Support block size of 1 to 65535 bytes
- Support descriptor-based internal DMA controller
- Internal 128 bytes FIFO for data transfer
- Support 3.3 V IO pad

## 7.1.2 SD2.0 Timing Diagram

Please refer to relative specification:

- Physical Layer Specification Ver3.00 Final, 2009.04.16
- SDIO Specification Ver2.00
- Consumer Electronics Advanced Transport Architecture (CE-ATA – version 1.1)
- Multimedia Cards (MMC – version 4.2)
- JEDEC Standard – JESD84-44, Embedded Multimedia Card (eMMC) Card Product Standard

## 7.2 TWI

### 7.2.1 Overview

This TWI controller can be used as an interface between CPU host and the serial TWI bus. It can support all the standard TWI transfer, including Slave and Master. The communication to the TWI bus is carried out on a byte-wise basis using interrupt or polled handshaking. This TWI Controller can be operated in standard mode (100Kbps) or fast-mode, supporting data rate up to 400Kbps. Multiple Masters and 10-bit addressing Mode are supported for this specified application. General Call Addressing is also supported in Slave mode.

The TWI controller includes the following features:

- Software-programmable for Slave or Master
- Supports Repeated START signal
- Multi-master systems supported
- Allows 10-bit addressing with TWI bus
- Performs arbitration and clock synchronization
- Own address and General Call address detection
- Interrupt on address detection
- Supports speeds up to 400Kbits/s ('fast mode')
- Allows operation from a wide range of input clock frequencies

## 7.2.2 TWI Controller Timing Diagram

Data transferred are always in a unit of 8-bit (byte), followed by an acknowledge bit. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred in serial with the MSB first. Between each byte of data transfer, a receiver device will hold the clock line SCL low to force the transmitter into a wait state while waiting the response from microprocessor.

Data transfer with acknowledge is obligatory. The clock line is driven by the master all the time, including the acknowledge-related clock cycle, except for the SCL holding between each bytes. After sending each byte, the transmitter releases the SDA line to allow the receiver to pull down the SDA line and send an acknowledge signal (or leave it high to send a "not acknowledge") to the transmitter.

When a slave receiver doesn't acknowledge the slave address (unable to receive because of no resource available), the data line must be left high by the slave so that the master can then generate a STOP condition to abort the transfer. Slave receiver can also indicate not to want to send more data during a transfer by leave the acknowledge signal high. And the master should generate the STOP condition to abort the transfer.

Below diagram provides an illustration the relation of SDA signal line and SCL signal line on the TWI serial bus.




Figure 7.2-1 TWI Timing Diagram

### 7.2.3 TWI Controller Register List

| Module Name | Base Address |
|-------------|--------------|
| TWI0        | 0x01C2AC00   |
| TWI1        | 0x01C2B000   |
| TWI2        | 0x01C2B400   |

| Register Name | Offset | Description                  |
|---------------|--------|------------------------------|
| TWI_ADDR      | 0x0000 | TWI Slave address            |
| TWI_XADDR     | 0x0004 | TWI Extended slave address   |
| TWI_DATA      | 0x0008 | TWI Data byte                |
| TWI_CNTR      | 0x000C | TWI Control register         |
| TWI_STAT      | 0x0010 | TWI Status register          |
| TWI_CCR       | 0x0014 | TWI Clock control register   |
| TWI_SRST      | 0x0018 | TWI Software reset           |
| TWI_EFR       | 0x001C | TWI Enhance Feature register |
| TWI_LCR       | 0x0020 | TWI Line Control register    |

## 7.2.4 TWI Controller Register Description

### TWI Slave Address Register

| Offset: 0x00 |            |             | Register Name: TWI_ADDR<br>Default Value: 0x0000_0000                                |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
|              |            |             | SLA<br>Slave address<br>7-bit addressing<br>SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0 |
| 7:1          | R/W        | 0           | 10-bit addressing<br>1, 1, 1, 1, 0, SLAX[9:8]  |
| 0            | R/W        | 0           | GCE<br>General call address enable<br>0: Disable<br>1: Enable                        |

Note:

For 7-bit addressing:

SLA6 – SLA0 is the 7-bit address of the TWI when in slave mode. When the TWI receives this address after a START condition, it will generate an interrupt and enter slave mode. (SLA6 corresponds to the first bit received from the TWI bus.) If GCE is set to ‘1’, the TWI will also recognize the general call address (00h).

For 10-bit addressing:

When the address received starts with 11110b, the TWI recognizes this as the first part of a 10-bit address and if the next two bits match ADDR[2:1] (i.e. SLAX9 and SLAX8 of the device’s extended address), it sends an ACK. (The device does not generate an interrupt at this point.) If the next byte of the address matches the XADDR register (SLAX7 – SLAX0), the TWI generates an interrupt and goes into slave mode.

### TWI Extend Address Register

| Offset: 0x04 |            |             | Register Name: TWI_XADDR<br>Default Value: 0x0000_0000 |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7:0          | R/W        | 0           | SLAX<br>Extend Slave Address<br>SLAX[7:0]              |

## TWI Data Register

| Offset: 0x08 |            |             | Register Name: TWI_DATA<br>Default Value: 0x0000_0000 |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:0          | R/W        | 0           | TWI_DATA<br>Data byte for transmitting or received    |

## TWI Control Register

| Offset: 0x0C |            |             | Register Name: TWI_CNTR<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7            | R/W        | 0           | INT_EN<br>Interrupt Enable<br>1'b0: The interrupt line always low<br>1'b1: The interrupt line will go high when INT_FLAG is set.   |
| 6            | R/W        | 0           | BUS_EN<br>TWI Bus Enable<br>1'b0: The TWI bus inputs ISDA/ISCL are ignored and the TWI Controller will not respond to any address on the bus<br>1'b1: The TWI will respond to calls to its slave address – and to the general call address if the GCE bit in the ADDR register is set.<br>Notes: In master operation mode, this bit should be set to '1'   |
| 5            | R/W        | 0           | M_STA<br>Master Mode Start<br>When M_STA is set to '1', TWI Controller enters master mode and will transmit a START condition on the bus when the bus is free. If the M_STA bit is set to '1' when the TWI Controller is already in master mode and one or more bytes have been transmitted, then a repeated START condition will be sent. If the M_STA bit is set to '1' when the TWI is being accessed in slave mode, the TWI will complete the data transfer in slave mode then enter master mode when the bus has been released.<br><br>The M_STA bit is cleared automatically after a START condition has been sent: writing a '0' to this bit has no effect. |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | M_STP<br><br>Master Mode Stop<br><br>If M_STP is set to '1' in master mode, a STOP condition is transmitted on the TWI bus. If the M_STP bit is set to '1' in slave mode, the TWI will behave as if a STOP condition has been received, but no STOP condition will be transmitted on the TWI bus. If both M_STA and M_STP bits are set, the TWI will first transmit the STOP condition (if in master mode) then transmit the START condition.   |
| 4 | R/W | 0 | The M_STP bit is cleared automatically: writing a '0' to this bit has no effect.  |
| 3 | R/W | 0 | INT_FLAG<br><br>Interrupt Flag<br><br>INT_FLAG is automatically set to '1' when any of 28 (out of the possible 29) states is entered (see 'STAT Register' below). The only state that does not set INT_FLAG is state F8h. If the INT_EN bit is set, the interrupt line goes high when IFLG is set to '1'. If the TWI is operating in slave mode, data transfer is suspended when INT_FLAG is set and the low period of the TWI bus clock line (SCL) is stretched until '1' is written to INT_FLAG. The TWI clock line is then released and the interrupt line goes low.   |
| 2 | R/W | 0 | A_ACK<br><br>Assert Acknowledge<br><br>When A_ACK is set to '1', an Acknowledge (low level on SDA) will be sent during the acknowledge clock pulse on the TWI bus if:<br><br>1. Either the whole of a matching 7-bit slave address or the first or the second byte of a matching 10-bit slave address has been received.<br><br>2. The general call address has been received and the GCE bit in the ADDR register is set to '1'.<br><br>3. A data byte has been received in master or slave mode.<br><br>When A_ACK is '0', a Not Acknowledge (high level on SDA) will be sent when a data byte is received in master or slave mode.<br><br>If A_ACK is cleared to '0' in slave transmitter mode, the byte in the DATA register is assumed to be the 'last byte'. After this byte has been transmitted, the TWI will enter state C8h then return to the idle state (status code F8h) when INT_FLAG is cleared. |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | The TWI will not respond as a slave unless A_ACK is set. |
| 1:0 | R/W | 0 | /  |

## TWI Status Register

| Offset: 0x10 |            |             | Register Name: TWI_STAT<br>Default Value: 0x0000_00F8   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:0          | R          | 0xF8        | <p>STA<br/>Status Information Byte<br/>Code Status</p> <p>0x00: Bus error<br/>0x08: START condition transmitted<br/>0x10: Repeated START condition transmitted<br/>0x18: Address + Write bit transmitted, ACK received<br/>0x20: Address + Write bit transmitted, ACK not received<br/>0x28: Data byte transmitted in master mode, ACK received<br/>0x30: Data byte transmitted in master mode, ACK not received<br/>0x38: Arbitration lost in address or data byte<br/>0x40: Address + Read bit transmitted, ACK received<br/>0x48: Address + Read bit transmitted, ACK not received<br/>0x50: Data byte received in master mode, ACK transmitted<br/>0x58: Data byte received in master mode, not ACK transmitted<br/>0x60: Slave address + Write bit received, ACK transmitted<br/>0x68: Arbitration lost in address as master, slave address + Write bit received, ACK transmitted<br/>0x70: General Call address received, ACK transmitted<br/>0x78: Arbitration lost in address as master, General Call address received, ACK transmitted<br/>0x80: Data byte received after slave address received, ACK transmitted<br/>0x88: Data byte received after slave address received, not ACK transmitted<br/>0x90: Data byte received after General Call received, ACK transmitted<br/>0x98: Data byte received after General Call received, not ACK transmitted<br/>0xA0: STOP or repeated START condition received in slave mode<br/>0xA8: Slave address + Read bit received, ACK transmitted<br/>0xB0: Arbitration lost in address as master, slave address +</p> |

|  |  |   |
|--|--|---|
|  |  | Read bit received, ACK transmitted<br>0xB8: Data byte transmitted in slave mode, ACK received<br>0xC0: Data byte transmitted in slave mode, ACK not received<br>0xC8: Last byte transmitted in slave mode, ACK received<br>0xD0: Second Address byte + Write bit transmitted, ACK received<br>0xD8: Second Address byte + Write bit transmitted, ACK not received<br>0xF8: No relevant status information, INT_FLAG=0<br>Others: Reserved |
|--|--|---|

## TWI Clock Register

| Offset: 0x14 |            |             | Register Name: TWI_CCR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:7         | /          | /           | /  |
| 6:3          | R/W        | 0           | CLK_M  |
| 2:0          | R/W        | 0           | <p>CLK_N</p> <p>The TWI bus is sampled by the TWI at the frequency defined by F0:</p> $Fsamp = F0 = Fin / 2^{CLK\_N}$ <p>The TWI OSCL output frequency, in master mode, is F1 / 10:</p> $F1 = F0 / (CLK\_M + 1)$ $Foscl = F1 / 10 = Fin / (2^{CLK\_N} * (CLK\_M + 1) * 10)$ <p>For Example:</p> <p>Fin = 48Mhz (APB clock input)</p> <p>For 400kHz full speed 2Wire, CLK_N = 2, CLK_M=2</p> $F0 = 48M / 2^2 = 12Mhz, F1 = F0 / (10 * (2+1)) = 0.4Mhz$ <p>For 100Khz standard speed 2Wire, CLK_N=2, CLK_M=11</p> $F0 = 48M / 2^2 = 12Mhz, F1 = F0 / (10 * (11+1)) = 0.1Mhz$ |

## TWI Soft Reset Register

| Offset: 0x18 |            |             | Register Name: TWI_SRST<br>Default Value: 0x0000_0000 |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:1         | /          | /           | /   |
| 0            | R/W        | 0           | SOFT_RST<br>Soft Reset                                |

|  |  |  |   |
|--|--|--|---|
|  |  |  | Write '1' to this bit to reset the TWI and clear to '0' when completing Soft Reset operation. |
|--|--|--|---|

## TWI Enhance Feature Register

| Offset: 0x1C |            |             | Register Name: TWI_EFR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:2         | /          | /           | /  |
| 0:1          | R/W        | 0           | <p>DBN</p> <p>Data Byte number follow Read Command Control</p> <p>No Data Byte to be written after read command</p> <p>Only 1 byte data to be written after read command</p> <p>2 bytes data can be written after read command</p> <p>3 bytes data can be written after read command</p> |

## TWI Line Control Register

| Offset: 0x20 |            |             | Register Name: TWI_LCR<br>Default Value: 0x0000_003a   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:6         | /          | /           | /  |
| 5            | R          | 1           | <p>SCL_STATE</p> <p>Current state of TWI_SCL</p> <p>0 – low</p> <p>1 - high</p>  |
| 4            | R          | 1           | <p>SDA_STATE</p> <p>Current state of TWI_SDA</p> <p>0 – low</p> <p>1 - high</p>  |
| 3            | R/W        | 1           | <p>SCL_CTL</p> <p>TWI_SCL line state control bit</p> <p>When line control mode is enabled (bit[2] set), value of this bit decide the output level of TWI_SCL</p> <p>0 – output low level</p> <p>1 – output high level</p>            |
| 2            | R/W        | 0           | <p>SCL_CTL_EN</p> <p>TWI_SCL line state control enable</p> <p>When this bit is set, the state of TWI_SCL is control by the value of bit[3].</p> <p>0-disable TWI_SCL line control mode</p> <p>1-enable TWI_SCL line control mode</p> |
| 1            | R/W        | 1           | <p>SDA_CTL</p> <p>TWI_SDA line state control bit</p>   |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | When line control mode is enabled (bit[0] set), value of this bit decide the output level of TWI_SDA<br>0 – output low level<br>1 – output high level   |
| 0 | R/W | 0 | SDA_CTL_EN<br><br>TWI_SDA line state control enable<br><br>When this bit is set, the state of TWI_SDA is control by the value of bit[1].<br>0-disable TWI_SDA line control mode<br>1-enable TWI_SDA line control mode |

## TWI DVFS Control Register

| Offset: 0x24 |            |             | Register Name: TWI_DVFSCR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:2         | /          | /           | /   |
| 2            | R/W        | 0           | MS_PRIORITY<br><br>CPU and DVFS BUSY set priority select<br>0: CPU has higher priority<br>1: DVFS has higher priority |
| 1            | R/W        | 0           | CPU_BUSY_SET<br><br>CPU Busy set  |
| 0            | R/W        | 0           | DVFC_BUSY_SET<br><br>DVFS Busy set  |

**Note:** This register is only implemented in TWI0.

## 7.2.5 TWI Controller Special Requirement

### TWI Pin List

| Port Name | Width | Direction | Description          |
|-----------|-------|-----------|----------------------|
| TWI_SCL   | 1     | IN/OUT    | TWI Clock line       |
| TWI_SDA   | 1     | IN/OUT    | TWI Serial Data line |

### TWI Controller Operation

There are four operation modes on the TWI bus which dictates the communications method. They are Master Transmit, Master Receive, Slave Transmit and Slave Receive. In general, CPU host controls TWI by writing commands and data to its registers. The TWI interrupts the CPU host for the attention each time a byte transfer is done or a START/STOP conditions is detected. The CPU host can also poll the status register for current status if the interrupt mechanism is not disabled by the CPU host.

When the CPU host wants to start a bus transfer, it initiates a bus START to enter the master mode by setting IM\_STA bit in the 2WIRE\_CNTR register to high (before it must be low). The TWI will assert INT line and INT\_FLAG to indicate a completion for the START condition and each consequent byte transfer. At each interrupt, the micro-processor needs to check the 2WIRE\_STAT register for current status. A transfer has to be concluded with STOP condition by setting M\_STP bit high.

In Slave Mode, the TWI also constantly samples the bus and look for its own slave address during addressing cycles. Once a match is found, it is addressed and interrupt the CPU host with the corresponding status. Upon request, the CPU host should read the status, read/write 2WIRE\_DATA data register, and set the 2WIRE\_CNTR control register. After each byte transfer, a slave device always halt the operation of remote master by holding the next low pulse on SCL line until the microprocessor responds to the status of previous byte transfer or START condition.

## 7.3 SPI

### 7.3.1 Overview

The SPI (Serial Peripheral Interface) allows rapid data communication with fewer software interrupts. The SPI module contains one 64x8 receiver buffer (RXFIFO) and one 64x8 transmit buffer (TXFIFO). It can work at two modes: Master mode and Slave mode.

It includes the following features:

- Full-duplex synchronous serial interface
- Master/Slave configurable
- Four chip selects to support multiple peripherals for SPIO and SPI1 has one chip select
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SPI\_SS) and SPI Clock (SPI\_SCLK) are configurable

### 7.3.2 SPI Timing Diagram


The serial peripheral interface master uses the SPI\_SCLK signal to transfer data in and out of the shift register. Data is clocked using any one of four programmable clock phase and polarity combinations.

During Phase 0, Polarity 0 and Phase 1, Polarity 1 operations, output data changes on the falling clock edge and input data is shifted in on the rising edge.


During Phase 1, Polarity 0 and Phase 0, Polarity 1 operations, output data changes on the rising edges of the clock and is shifted in on falling edges.

The POL defines the signal polarity when SPI\_SCLK is in idle state. The SPI\_SCLK is high level when POL is '1' and it is low level when POL is '0'. The PHA decides whether the leading edge of SPI\_SCLK is used for setup or sample data. The leading edge is used for setup data when PHA is '1' and for sample data when PHA is '0'. The four modes are listed below:

| SPI Mode | POL | PHA | Leading Edge    | Trailing Edge   |
|----------|-----|-----|-----------------|-----------------|
| 0        | 0   | 0   | Rising, Sample  | Falling, Setup  |
| 1        | 0   | 1   | Rising, Setup   | Falling, Sample |
| 2        | 1   | 0   | Falling, Sample | Rising, Setup   |
| 3        | 1   | 1   | Falling, Setup  | Rising, Sample  |



Phase 0  
Figure 7.3-1 SPI Phase 0 Timing Diagram



Phase 1  
Figure 7.3-2 SPI Phase 1 Timing Diagram

### 7.3.3 SPI Register List

| Module Name | Base Address |
|-------------|--------------|
| SPI0        | 0x01C68000   |
| SPI1        | 0x01C69000   |

| Register Name | Offset | Description                     |
|---------------|--------|---------------------------------|
| /             | 0x00   | /                               |
| SPI_GCR       | 0x04   | SPI Global Control Register     |
| SPI_TCR       | 0x08   | SPI Transfer Control register   |
| /             | 0x0c   | reserved                        |
| SPI_IER       | 0x10   | SPI Interrupt Control register  |
| SPI_ISR       | 0x14   | SPI Interrupt Status register   |
| SPI_FCR       | 0x18   | SPI FIFO Control register       |
| SPI_FSR       | 0x1c   | SPI FIFO Status register        |
| SPI_WCR       | 0x20   | SPI Wait Clock Counter register |
| SPI_CCR       | 0x24   | SPI Clock Rate Control register |
| /             | 0x28   | reserved                        |
| /             | 0x2c   | reserved                        |
| SPI_MBC       | 0x30   | SPI Burst Counter register      |
| SPI_MTC       | 0x34   | SPI Transmit Counter Register   |
| SPI_BCC       | 0x38   | SPI Burst Control register      |
| SPI_TXD       | 0x200  | SPI TX Data register            |
| SPI_RXD       | 0x300  | SPI RX Data register            |

### 7.3.4 SPI Register Description

#### SPI Global Control Register

| Offset: 0x04 |            |             | Register Name: SPI_CTL<br>Default Value: 0x0000_0080   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31           | R/W        | 0           | <p>SRST<br/>Soft reset<br/>Write ‘1’ to this bit will clear the SPI controller, and auto clear to ‘0’ when reset operation completes<br/>Write ‘0’ has no effect.</p>  |
| 30:8         | /          | /           | /  |
| 7            | R/W        | 1           | <p>TP_EN<br/>Transmit Pause Enable<br/>In master mode, it is used to control transmit state machine to stop smart burst sending when RX FIFO is full.<br/>1 – stop transmit data when RXFIFO full<br/>0 – normal operation, ignore RXFIFO status<br/>Note: Can't be written when XCH=1</p> |
| 6:2          | /          | /           | /  |
| 1            | R/W        | 0           | <p>MODE<br/>SPI Function Mode Select<br/>0: Slave Mode<br/>1: Master Mode<br/>Note: Can't be written when XCH=1</p>  |
| 0            | R/W        | 0           | <p>EN<br/>SPI Module Enable Control<br/>0: Disable<br/>1: Enable</p>   |

#### SPI Transfer Control Register

| Offset: 0x08 |            |             | Register Name: SPI_INTCTL<br>Default Value: 0x0000_0087   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0           | <p>XCH<br/>Exchange Burst<br/>In master mode it is used to start SPI burst<br/>0: Idle<br/>1: Initiates exchange.<br/>Write “1” to this bit will start the SPI burst, and will auto</p> |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | clear after finishing the bursts transfer specified by BC.<br>Write ‘1’ to SRST will also clear this bit. Write ‘0’ to this bit has no effect.<br>Note: Can’t be written when XCH=1.  |
| 30:14 | R   | 0 | Reserved.   |
| 13    | R/W | 0 | SDM<br>Master Sample Data Mode<br>1-Normal Sample Mode<br>0-Delay Sample Mode<br>In Normal Sample Mode,SPI Master samples the data at the correct edge for each SPI mode.<br>In Delay Sample Mode,SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode.  |
| 12    | R/W | 0 | FBS<br>First Transmit Bit Select<br>0: MSB first<br>1: LSB first<br>Note: Can’t be written when XCH=1.  |
| 11    | R/W | 0 | SDC<br>Master Sample Data Control<br>Set this bit to ‘1’ to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave.<br>0 – normal operation, do not delay internal read sample point<br>1 – delay internal read sample point<br>Note: Can’t be written when XCH=1. |
| 10    | R/W | 0 | RPSM<br>Rapids mode select<br>Select RapidS mode for high speed write.<br>0: normal write mode<br>1: rapids write mode<br>Note: Can’t be written when XCH=1.  |
| 9     | R/W | 0 | DDB<br>Dummy Burst Type<br>0: The bit value of dummy SPI burst is zero<br>1: The bit value of dummy SPI burst is one<br>Note: Can’t be written when XCH=1.  |
| 8     | R/W | 0 | DHB<br>Discard Hash Burst<br>In master mode it controls whether discarding unused SPI   |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | <p>bursts</p> <p>0: Receiving all SPI bursts in BC period</p> <p>1: Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by TC.</p> <p>Note: Can't be written when XCH=1.</p>   |
| 7   | R/W | 1 | <p>SS_LEVEL</p> <p>When control SS signal manually (SPI_CTRL_REG.SS_CTRL==1), set this bit to '1' or '0' to control the level of SS signal.</p> <p>0: set SS to low</p> <p>1: set SS to high</p> <p>Note: Can't be written when XCH=1.</p>   |
| 6   | R/W | 0 | <p>SS_OWNER</p> <p>SS Output Owner Select</p> <p>Usually, controller sends SS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of SS signal.</p> <p>0: SPI controller</p> <p>1: Software</p> <p>Note: Can't be written when XCH=1.</p> |
| 5:4 | R/W | 0 | <p>SS_SEL</p> <p>SPI Chip Select</p> <p>Select one of four external SPI Master/Slave Devices</p> <p>00: SPI_SS0 will be asserted</p> <p>01: SPI_SS1 will be asserted</p> <p>10: SPI_SS2 will be asserted</p> <p>11: SPI_SS3 will be asserted</p> <p>Note: Can't be written when XCH=1.</p>   |
| 3   | R/W | 0 | <p>SSCTL</p> <p>In master mode, this bit selects the output wave form for the SPI_SSx signal. Only valid when SS_OWNER = 0.</p> <p>0: SPI_SSx remains asserted between SPI bursts</p> <p>1: Negate SPI_SSx between SPI bursts</p> <p>Note: Can't be written when XCH=1.</p>  |
| 2   | R/W | 1 | <p>SPOL</p> <p>SPI Chip Select Signal Polarity Control</p> <p>0: Active high polarity (0 = Idle)</p> <p>1: Active low polarity (1 = Idle)</p> <p>Note: Can't be written when XCH=1.</p>  |
| 1   | R/W | 1 | <p>CPOL</p> <p>SPI Clock Polarity Control</p> <p>0: Active high polarity (0 = Idle)</p>  |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | 1: Active low polarity (1 = Idle)<br>Note: Can't be written when XCH=1.   |
| 0 | R/W | 1 | CPHA<br>SPI Clock/Data Phase Control<br>0: Phase 0 (Leading edge for sample data)<br>1: Phase 1 (Leading edge for setup data)<br>Note: Can't be written when XCH=1. |

## SPI Interrupt Control Register

| Offset: 0x010 |            |             | Register Name: SPI_IER<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:14         | R          | 0           | Reserved.  |
| 13            | R/W        | 0           | SS_INT_EN<br>SSI Interrupt Enable<br>Chip Select Signal (SSx) from valid state to invalid state<br>0: Disable<br>1: Enable |
| 12            | R/W        | 0           | TC_INT_EN<br>Transfer Completed Interrupt Enable<br>0: Disable<br>1: Enable  |
| 11            | R/W        | 0           | TF_UDR_INT_EN<br>TXFIFO under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 10            | R/W        | 0           | TF_OVF_INT_EN<br>TX FIFO Overflow Interrupt Enable<br>0: Disable<br>1: Enable  |
| 9             | R/W        | 0           | RF_UDR_INT_EN<br>RXFIFO under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 8             | R/W        | 0           | RF_OVF_INT_EN<br>RX FIFO Overflow Interrupt Enable<br>0: Disable<br>1: Enable  |
| 7             | R          | 0           | Reserved.  |
| 6             | R/W        | 0           | TF_FUL_INT_EN<br>TX FIFO Full Interrupt Enable<br>0: Disable<br>1: Enable  |

|   |     |   |  |
|---|-----|---|--|
| 5 | R/W | 0 | TX_EMP_INT_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable         |
| 4 | R/W | 0 | TX_ERQ_INT_EN<br>TX FIFO Empty Request Interrupt Enable<br>0: Disable<br>1: Enable |
| 3 | R   | 0 | Reserved   |
| 2 | R/W | 0 | RF_FUL_INT_EN<br>RX FIFO Full Interrupt Enable<br>0: Disable<br>1: Enable          |
| 1 | R/W | 0 | RX_EMP_INT_EN<br>RX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable         |
| 0 | R/W | 0 | RF_RDY_INT_EN<br>RX FIFO Ready Request Interrupt Enable<br>0: Disable<br>1: Enable |

## SPI Interrupt Status Register

| Offset: 0x14 |            |             | Register Name: SPI_INT_STA<br>Default Value: 0x0000_0032   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:14        | /          | 0           | /  |
| 13           | R/W        | 0           | SSI<br>SS Invalid Interrupt<br>When SSI is 1, it indicates that SS has changed from valid state to invalid state. Writing 1 to this bit clears it.   |
| 12           | R/W        | 0           | TC<br>Transfer Completed<br>In master mode, it indicates that all bursts specified by BC has been exchanged. In other condition, When set, this bit indicates that all the data in TXFIFO has been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it.<br>0: Busy<br>1: Transfer Completed |
| 11           | R/W        | 0           | TF_UDF<br>TXFIFO under run<br>This bit is set when if the TXFIFO is underrun. Writing 1 to   |

|    |     |   |  |
|----|-----|---|--|
|    |     |   | this bit clears it.<br>0: TXFIFO is not underrun<br>1: TXFIFO is underrun  |
| 10 | R/W | 0 | TF_OVF<br><br>TXFIFO Overflow<br><br>This bit is set when if the TXFIFO is overflow. Writing 1 to this bit clears it.<br>0: TXFIFO is not overflow<br>1: TXFIFO is overflowed  |
| 9  | R/W | 0 | RX_UDF<br><br>RXFIFO Underrun<br><br>When set, this bit indicates that RXFIFO has underrun. Writing 1 to this bit clears it.   |
| 8  | R/W | 0 | RX_OVF<br><br>RXFIFO Overflow<br><br>When set, this bit indicates that RXFIFO has overflowed. Writing 1 to this bit clears it.<br>0: RXFIFO is available.<br>1: RXFIFO has overflowed.                                       |
| 7  | /   | / | /  |
| 6  | R/W | 0 | TX_FULL<br><br>TXFIFO Full<br><br>This bit is set when if the TXFIFO is full. Writing 1 to this bit clears it.<br>0: TXFIFO is not Full<br>1: TXFIFO is Full   |
| 5  | R/W | 1 | TX_EMP<br><br>TXFIFO Empty<br><br>This bit is set if the TXFIFO is empty. Writing 1 to this bit clears it.<br>0: TXFIFO contains one or more words.<br>1: TXFIFO is empty  |
| 4  | R/W | 1 | TX_READY<br><br>TXFIFO Ready<br>0: TX_WL > TX_TRIG_LEVEL<br>1: TX_WL <= TX_TRIG_LEVEL<br><br>This bit is set any time if TX_WL <= TX_TRIG_LEVEL. Writing "1" to this bit clears it. Where TX_WL is the water level of RXFIFO |
| 3  | /   | / | reserved   |
| 2  | R/W | 0 | RX_FULL<br><br>RXFIFO Full<br><br>This bit is set when the RXFIFO is full. Writing 1 to this bit clears it.  |

|   |     |   |  |
|---|-----|---|--|
|   |     |   | 0: Not Full<br>1: Full   |
| 1 | R/W | 1 | <p><b>RX_EMP</b><br/>     RXFIFO Empty<br/>     This bit is set when the RXFIFO is empty. Writing 1 to this bit clears it.</p> <p>0: Not empty<br/>1: empty</p>  |
| 0 | R/W | 0 | <p><b>RX_RDY</b><br/>     RXFIFO Ready<br/>     0: RX_WL &lt; RX_TRIG_LEVEL<br/>     1: RX_WL &gt;= RX_TRIG_LEVEL<br/>     This bit is set any time if RX_WL &gt;= RX_TRIG_LEVEL. Writing "1" to this bit clears it. Where RX_WL is the water level of RXFIFO.</p> |

## SPI FIFO Control Register

| Offset: 0x18               |            |             | Register Name: SPI_DMACTL  |
|----------------------------|------------|-------------|--|
| Default Value: 0x0040_0001 |            |             |  |
| Bit                        | Read/Write | Default/Hex | Description  |
| 31                         | R/W        | 0           | <p><b>TX_FIFO_RST</b><br/>     TX FIFO Reset<br/>     Write '1' to this bit will reset the control portion of the TX FIFO and auto clear to '0' when completing reset operation, write to '0' has no effect.</p>   |
| 30                         | R/W        | 0           | <p><b>TF_TEST_ENB</b><br/>     TX Test Mode Enable<br/>     0: disable<br/>     1: enable<br/>     Note: In normal mode, TX FIFO can only be read by SPI controller, write '1' to this bit will switch TX FIFO read and write function to AHB bus. This bit is used to test the TX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time.</p> |
| 29:25                      | /          | /           | /  |
| 24                         | R/W        | 0           | <p><b>TF_DRQ_EN</b><br/>     TX FIFO DMA Request Enable<br/>     0: Disable<br/>     1: Enable</p>   |
| 23:16                      | R/W        | 40          | <p><b>TX_TRIG_LEVEL</b><br/>     TX FIFO Empty Request Trigger Level</p>   |
| 15                         | W/R        | 0           | <b>RF_RST</b>  |

|       |     |   |   |
|-------|-----|---|---|
|       |     |   | RXFIFO Reset<br>Write '1' to this bit will reset the control portion of the receiver FIFO, and auto clear to '0' when completing reset operation, write '0' to this bit has no effect.  |
| 14    | W/R | 0 | RF_TEST<br>RX Test Mode Enable<br>0: Disable<br>1: Enable<br>Note: In normal mode, RX FIFO can only be written by SPI controller, write '1' to this bit will switch RX FIFO read and write function to AHB bus. This bit is used to test the RX FIFO, don't set in normal operation and don't set RF_TEST and TF_TEST at the same time. |
| 13:10 | R   | 0 | Reserved  |
| 9     | W/R | 0 | RX_DMA_MODE<br>SPI RX DMA Mode Control<br>0: Normal DMA mode<br>1: Dedicated DMA mode   |
| 8     | R/W | 0 | RF_DRQ_EN<br>RX FIFO DMA Request Enable<br>0: Disable<br>1: Enable  |
| 7:0   | R/W | 1 | RX_TRIG_LEVEL<br>RX FIFO Ready Request Trigger Level  |

## SPI FIFO Status Register

|              |            |             |   |
|--------------|------------|-------------|---|
| Offset: 0x1c |            |             | Register Name: SPI_FSR<br>Default Value: 0x0000_0000  |
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R          | 0           | TB_WR<br>TX FIFO Write Buffer Write Enable  |
| 30:28        | R          | 0           | TB_CNT<br>TX FIFO Write Buffer Counter<br>These bits indicate the number of words in TX FIFO Write Buffer   |
| 27:24        | R          | 0           | Reserved  |
| 23:16        | R          | 0           | TF_CNT<br>TX FIFO Counter<br>These bits indicate the number of words in TX FIFO<br>0: 0 byte in TX FIFO<br>1: 1 byte in TX FIFO<br>...<br>64: 64 bytes in TX FIFO |

|       |   |   |  |
|-------|---|---|--|
|       |   |   | Other: reserved  |
| 15    | R | 0 | RB_WR<br>RX FIFO Read Buffer Write Enable  |
| 14:12 | R | 0 | RB_CNT<br>RX FIFO Read Buffer Counter<br>These bits indicate the number of words in RX FIFO Read Buffer  |
| 11:8  | R | 0 | Reserved   |
| 7:0   | R | 0 | RF_CNT<br>RX FIFO Counter<br>These bits indicate the number of words in RX FIFO<br>0: 0 byte in RX FIFO<br>1: 1 byte in RX FIFO<br>...<br>64: 64 bytes in RX FIFO<br>Other: reserved |

## SPI Wait Clock Register

| Offset: 0x20 |            |             | Register Name: SPI_WAIT<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:20        | /          | /           | /   |
| 19:16        | R/W        | 0           | SWC<br>Dual mode direction switch wait clock counter (for master mode only).<br>0: No wait states inserted<br>n: n SPI_SCLK wait states inserted<br>Note: These bits control the number of wait states to be inserted before start dual data transfer in dual SPI mode. The SPI module counts SPI_SCLK by SWC for delaying next word data transfer.<br>Note: Can't be written when XCH=1. |
| 15:0         | R/W        | 0           | WCC<br>Wait Clock Counter (In Master mode)<br>These bits control the number of wait states to be inserted in data transfers. The SPI module counts SPI_SCLK by WCC for delaying next word data transfer.<br>0: No wait states inserted<br>N: N SPI_SCLK wait states inserted  |

## SPI Clock Control Register

|              |                         |
|--------------|-------------------------|
| Offset: 0x24 | Register Name: SPI_CCTL |
|--------------|-------------------------|

|       |            |             | Default Value: 0x0000_0002   |
|-------|------------|-------------|--|
| Bit   | Read/Write | Default/Hex | Description  |
| 31:13 | /          | /           | /  |
| 12    | R/W        | 0           | <p>DRS</p> <p>Divide Rate Select (Master Mode Only)</p> <p>0: Select Clock Divide Rate 1</p> <p>1: Select Clock Divide Rate 2</p>  |
| 11:8  | R/W        | 0           | <p>CDR1</p> <p>Clock Divide Rate 1 (Master Mode Only)</p> <p>This field selects the baud rate of the SPI_SCLK based on a division of the AHB_CLK. These bits allow SPI to synchronize with different external SPI devices. The max frequency is one quarter of AHB_CLK. The divide ratio is determined according to the following table using the equation: <math>2^n</math>. The SPI_CLK is determined according to the following equation: <math>SPI\_CLK = AHB\_CLK / 2^n</math>.</p> |
| 7:0   | R/W        | 0x2         | <p>CDR2</p> <p>Clock Divide Rate 2 (Master Mode Only)</p> <p>The SPI_SCLK is determined according to the following equation: <math>SPI\_CLK = AHB\_CLK / (2^{(n+1)})</math>.</p>   |

## SPI Master Burst Counter Register

| Offset: 0x30 |            |             | Register Name: SPI_BC<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:24        | /          | /           | /  |
| 23:0         | R/W        | 0           | <p>MBC</p> <p>Master Burst Counter</p> <p>In master mode, this field specifies the total burst number when SMC is 1.</p> <p>0: 0 burst</p> <p>1: 1 burst</p> <p>...</p> <p>N: N bursts</p> |

## SPI Master Transmit Counter Register

| Offset: 0x34 |            |             | Register Name: SPI_TC<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:24        | /          | /           | /  |
| 23:0         | R/W        | 0           | <p><b>MWTC</b><br/> <b>Master Write Transmit Counter</b><br/> In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy burst when SMC is 1. For saving bus bandwidth, the dummy burst (all zero bits or all one bits) is sent by SPI Controller automatically.</p> <p>0: 0 burst<br/> 1: 1 burst<br/> ...<br/> N: N bursts</p> |

## SPI Master Burst Control Counter Register

| Offset: 0x38 |            |             | Register Name: SPI_BCC<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:29        | R          | 0x0         | Reserved   |
| 28           | R/W        | 0x0         | <p><b>DRM</b><br/> <b>Master Dual Mode RX Enable</b><br/> 0: RX use single-bit mode<br/> 1: RX use dual mode<br/> Note: Can't be written when XCH=1.</p>   |
| 27:24        | R/W        | 0x0         | <p><b>DBC</b><br/> <b>Master Dummy Burst Counter</b><br/> In master mode, this field specifies the burst number that should be sent before receive in dual SPI mode. The data is don't care by the device.<br/> 0: 0 burst<br/> 1: 1 burst<br/> ...<br/> N: N bursts<br/> Note: Can't be written when XCH=1.</p> |
| 23:0         | R/W        | 0x0         | <p><b>STC</b><br/> <b>Master Single Mode Transmit Counter</b><br/> In master mode, this field specifies the burst number that should be sent in single mode before automatically</p>   |

|  |  |   |
|--|--|---|
|  |  | <p>sending dummy burst. This is the first transmit counter in all bursts.</p> <p>0: 0 burst</p> <p>1: 1 burst</p> <p>...</p> <p>N: N bursts</p> <p>Note: Can't be written when XCH=1.</p> |
|--|--|---|

## SPI TX Data Register

| Offset: 0x200 |            |             | Register Name: SPI_TXD<br>Default Value: 0x0000_0000   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:0          | W/R        | 0x0         | <p><b>TDATA</b><br/>Transmit Data</p> <p>This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are rooms in RXFIFO, one burst data is written to RXFIFO and the depth is increased by 1. In half-word accessing method, two SPI burst data are written and the TXFIFO depth is increase by 2. In word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4.</p> <p>Note: This address is writing-only if TF_TEST is '0', and if TF_TEST is set to '1', this address is readable and writable to test the TX FIFO through the AHB bus.</p> |

## SPI RX Data Register

| Offset: 0x300 |            |             | Register Name: SPI_RXD<br>Default Value: 0x0000_0000  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:0          | R          | 0           | <p><b>RDATA</b><br/>Receive Data</p> <p>This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decrease by 2. In word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4.</p> <p>Note: This address is read-only if RF_TEST is '0', and if RF_TEST is set to '1', this address is readable and writable to test the RX FIFO through the AHB bus.</p> |

### 7.3.5 SPI Special Requirement

#### SPI Pin List

The direction of SPI pin is different in two work modes: Master Mode and Slave Mode.

| Port Name   | Width | Direction(M) | Direction(S) | Description                               |
|-------------|-------|--------------|--------------|---|
| SPI_SCLK    | 1     | OUT          | IN           | SPI Clock                                 |
| SPI_MOSI    | 1     | OUT          | IN           | SPI Master Output Slave Input Data Signal |
| SPI_MISO    | 1     | IN           | OUT          | SPI Master Input Slave Output Data Signal |
| SPI_SS[3:0] | 4     | OUT          | IN           | SPI Chip Select Signal                    |

**Note:** SPI0 module has four chip select signals and SPI1 module has only one chip select signal for pin saving.

#### SPI Module Clock Source and Frequency

The SPI module uses two clock sources: AHB\_CLK and SPI\_CLK. The SPI\_SCLK can in the range from 3Khz to 100 MHZ and AHB\_CLK  $\geq$  2xSPI\_SCLK.

| Clock Name | Description                                      | Requirement               |
|------------|--|---------------------------|
| AHB_CLK    | AHB bus clock, as the clock source of SPI module | AHB_CLK $\geq$ 2xSPI_SCLK |
| SPI_CLK    | SPI serial input clock                           |                           |

## 7.4 UART

### 7.4.1 Overview

The UART is used for serial communication with a peripheral, modem (data carrier equipment, DCE) or data set. Data is written from a master (CPU) over the APB bus to the UART and it is converted to serial form and transmitted to the destination device. Serial data is also received by the UART and stored for the master (CPU) to read back.

The UART contains registers to control the character length, baud rate, parity generation/checking, and interrupt generation. Although there is only one interrupt output signal from the UART, there are several prioritized interrupt types that can be responsible for its assertion. Each of the interrupt types can be separately enabled/disabled with the control registers.

The UART has 16450 and 16550 modes of operation, which are compatible with a range of standard software drivers. In 16550 mode, transmit and receive operations are both buffered by FIFOs. In 16450 mode, these FIFOs are disabled.

The UART supports word lengths from five to eight bits, an optional parity bit and 1, 1 ½ or 2 stop bits, and is fully programmable by an AMBA APB CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. Eight modem control lines and a diagnostic loop-back mode are provided.

Interrupts can be generated for a range of TX Buffer/FIFO, RX Buffer/FIFO, Modem Status and Line Status conditions.

For integration in systems where Infrared SIR serial data format is required, the UART can be configured to have a software-programmable IrDA SIR Mode. If this mode is not selected, only the UART (RS232 standard) serial data format is available.

The UART includes the following features:

- Compatible with industry-standard 16550 UARTs
- 64-Bytes Transmit and receive data FIFOs
- DMA controller interface
- Software/ Hardware Flow Control
- Programmable Transmit Holding Register Empty interrupt
- Support IrDa 1.0 SIR
- Interrupt support for FIFOs, Status Change

### 7.4.2 UART Timing Diagram




Figure 7.4-1 UART Serial Data Format




Figure 7.4-2 Serial IrDA Data Format

### 7.4.3 UART Register List

There are 6 UART controllers. All UART controllers can be configured as Serial IrDA.

| Module Name | Base Address | Notes |
|-------------|--------------|-------|
| UART0       | 0x01C2 8000  |       |
| UART1       | 0x01C2 8400  |       |
| UART2       | 0x01C2 8800  |       |
| UART3       | 0x01C2 8C00  |       |
| UART4       | 0x01C2 9000  |       |
| R-UART      | 0x01F0 2800  |       |

| Register Name | Offset | Description                      |
|---------------|--------|----------------------------------|
| UART_RBR      | 0x00   | UART Receive Buffer Register     |
| UART_THR      | 0x00   | UART Transmit Holding Register   |
| UART_DLL      | 0x00   | UART Divisor Latch Low Register  |
| UART_DLH      | 0x04   | UART Divisor Latch High Register |
| UART_IER      | 0x04   | UART Interrupt Enable Register   |
| UART_IIR      | 0x08   | UART Interrupt Identity Register |
| UART_FCR      | 0x08   | UART FIFO Control Register       |
| UART_LCR      | 0x0C   | UART Line Control Register       |
| UART_MCR      | 0x10   | UART Modem Control Register      |
| UART_LSR      | 0x14   | UART Line Status Register        |
| UART_MSR      | 0x18   | UART Modem Status Register       |
| UART_SCH      | 0x1C   | UART Scratch Register            |
| UART_USR      | 0x7C   | UART Status Register             |
| UART_TFL      | 0x80   | UART Transmit FIFO Level         |
| UART_RFL      | 0x84   | UART_RFL                         |
| UART_HALT     | 0xA4   | UART Halt TX Register            |
| /             | 0xB0   | /                                |
| /             | 0xB4   | /                                |

#### 7.4.4 UART Register Description

### UART Receiver Buffer Register

| Offset: 0x00 |            |             | Register Name: UART_RBR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:0          | R          | 0           | <p>RBR<br/>Receiver Buffer Register<br/>Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set.</p> <p>If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</p> |

### UART Transmit Holding Register

| Offset: 0x00 |            |             | Register Name: UART_THR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:0          | W          | 0           | <p>THR<br/>Transmit Holding Register<br/>Data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set.</p> <p>If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters of data may be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |

## UART Divisor Latch Low Register

| Offset: 0x00 |            |             | Register Name: UART_DLL<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7:0          | R/W        | 0           | <p>DLL</p> <p>Divisor Latch Low</p> <p>Lower 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero).</p> <p>The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor).</p> <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> |

## UART Divisor Latch High Register

| Offset: 0x04 |            |             | Register Name: UART_DLH<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:0          | R/W        | 0           | <p>DLH</p> <p>Divisor Latch High</p> <p>Upper 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero).</p> <p>The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor).</p> <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> |

## UART Interrupt Enable Register

| Offset: 0x04 |            |             | Register Name: UART_IER<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /<br><br>PTIME<br><br>Programmable THRE Interrupt Mode Enable<br><br>This is used to enable/disable the generation of THRE Interrupt.<br>0: Disable<br>1: Enable  |
| 7            | R/W        |             |   |
| 6:4          | /          | /           | /   |
| 3            | R/W        | 0           | EDSSI<br><br>Enable Modem Status Interrupt<br><br>This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt.<br>0: Disable<br>1: Enable  |
| 2            | R/W        | 0           | ELSI<br><br>Enable Receiver Line Status Interrupt<br><br>This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt.<br>0: Disable<br>1: Enable  |
| 1            | R/W        | 0           | ETBEI<br><br>Enable Transmit Holding Register Empty Interrupt<br><br>This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt.<br>0: Disable<br>1: Enable  |
| 0            | R/W        | 0           | ERBFI<br><br>Enable Received Data Available Interrupt<br><br>This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts.<br>0: Disable<br>1: Enable |

## UART Interrupt Identity Register

| Offset: 0x08 |            |             | Register Name: UART_IIR<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /<br><br>FEFLAG<br><br>FIFOs Enable Flag<br><br>This is used to indicate whether the FIFOs are enabled or disabled.<br>00: Disable<br>11: Enable   |
| 7:6          | R          | 0           |  |
| 5:4          | /          | /           | /  |
| 3:0          | R          | 1           | IID<br><br>Interrupt ID<br><br>This indicates the highest priority pending interrupt which can be one of the following types:<br>0000: modem status<br>0001: no interrupt pending<br>0010: THR empty<br>0100: received data available<br>0110: receiver line status<br>0111: busy detect<br>1100: character timeout<br><br>Bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt. |

| Interrupt ID | Priority Level | Interrupt Type               | Interrupt Source   | Interrupt Reset  |
|--------------|----------------|------------------------------|--|--|
| 0001         | -              | None                         | None   | -  |
| 0110         | Highest        | Receiver line status         | Overrun/parity/ framing errors or break interrupt  | Reading the line status register   |
| 0100         | Second         | Received data available      | Receiver data available (non-FIFO mode or FIFOs disabled) or RCVR FIFO trigger level reached (FIFO mode and FIFOs enabled) | Reading the receiver buffer register (non-FIFO mode or FIFOs disabled) or the FIFO drops below the trigger level (FIFO mode and FIFOs enabled) |
| 1100         | Second         | Character timeout indication | No characters in or out of the RCVR FIFO during the last 4 character times and there is at least 1character in it during   | Reading the receiver buffer register   |

|      |        | This time                       |  |  |
|------|--------|---------------------------------|--|--|
| 0010 | Third  | Transmit holding register empty | Transmitter holding register empty (Program THRE Mode disabled) or XMIT FIFO at or below threshold (Program THRE Mode enabled)   | Reading the IIR register (if source of interrupt); or, writing into THR (FIFOs or THRE Mode not selected or disabled) or XMIT FIFO above threshold (FIFOs and THRE Mode selected and enabled). |
| 0000 | Fourth | Modem status                    | Clear to send or data set ready or ring indicator or data carrier detect. Note that if auto flow control mode is enabled, a change in CTS (that is, DCTS set) does not cause an interrupt. | Reading the Modem status Register  |
| 0111 | Fifth  | Busy detect indication          | UART_16550_COMPATIBLE = NO and master has tried to write to the Line Control Register while the UART is busy (USR[0] is set to one).   | Reading the UART status register   |

## UART FIFO Control Register

| Offset: 0x08 |            |             | Register Name: UART_FCR<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7:6          | W          | 0           | <p>RT<br/>RCVR Trigger</p> <p>This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation.</p> <p>00: 1 character in the FIFO<br/>01: FIFO ¼ full<br/>10: FIFO ½ full<br/>11: FIFO-2 less than full</p> |
| 5:4          | W          | 0           | <p>TFT<br/>TX Empty Trigger</p> <p>Writes have no effect when THRE_MODE_USER = Disabled. This is used to select the empty threshold level</p>  |

|   |   |   |   |
|---|---|---|---|
|   |   |   | at which the THRE Interrupts are generated when the mode is active. It also determines when the dma_tx_req_n signal is asserted when in certain modes of operation.<br>00: FIFO empty<br>01: 2 characters in the FIFO<br>10: FIFO ¼ full<br>11: FIFO ½ full |
| 3 | W | 0 | DMAM<br>DMA Mode<br>0: Mode 0<br>1: Mode 1  |
| 2 | W | 0 | XFIFOR<br>XMIT FIFO Reset<br>This resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request.<br>It is 'self-clearing'. It is not necessary to clear this bit.                                   |
| 1 | W | 0 | RFIFOR<br>RCVR FIFO Reset<br>This resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request.<br>It is 'self-clearing'. It is not necessary to clear this bit.                                    |
| 0 | W | 0 | FIFOE<br>Enable FIFOs<br>This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed both the XMIT and RCVR controller portion of FIFOs is reset.   |

## UART Line Control Register

| Offset: 0x0C |            |             | Register Name: UART_LCR<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7            | R/W        | 0           | DLAB<br>Divisor Latch Access Bit<br>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | other registers.<br>0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)<br>1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)   |
| 6   | R/W | 0 | BC<br><br>Break Control Bit<br><br>This is used to cause a break condition to be transmitted to the receiving device. If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE = Enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low. |
| 5:4 | R/W | 0 | EPS<br><br>Even Parity Select<br><br>It is writeable only when UART is not busy (USR[0] is zero) and always writable readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is used to reverse the LCR[4].<br><br>00: Odd Parity<br>01: Even Parity<br>1X: Reverse LCR[4]   |
| 3   | R/W | 0 | PEN<br><br>Parity Enable<br><br>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively.<br><br>0: parity disabled<br>1: parity enabled  |
| 2   | R/W | 0 | STOP<br><br>Number of stop bits<br><br>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data. If set to one and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop   |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | bits selected, the receiver checks only the first stop bit.<br>0: 1 stop bit<br>1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit  |
| 1:0 | R/W | 0 | DLS<br><br>Data Length Select<br><br>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows:<br>00: 5 bits<br>01: 6 bits<br>10: 7 bits<br>11: 8 bits |

## UART Modem Control Register

| Offset: 0x10 |            |             | Register Name: UART_MCR<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:7         | /          | /           | /  |
| 6            | R/W        | 0           | SIRE<br><br>SIR Mode Enable<br>0: IrDA SIR Mode disabled<br>1: IrDA SIR Mode enabled   |
| 5            | R/W        | 0           | AFCE<br><br>Auto Flow Control Enable<br><br>When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled.<br>0: Auto Flow Control Mode disabled<br>1: Auto Flow Control Mode enabled  |
| 4            | R/W        | 0           | LOOP<br><br>Loop Back Mode<br>0: Normal Mode<br>1: Loop Back Mode<br><br>This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.  |
| 3 | /   | / | /   |
| 2 | /   | / | /   |
| 1 | R/W | 0 | <p><b>RTS</b><br/> <b>Request to Send</b><br/> This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] set to one) and FIFOs enable (FCR[0] set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low.<br/> 0: rts_n de-asserted (logic 1)<br/> 1: rts_n asserted (logic 0)<br/> Note that in Loopback mode (MCR[4] set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</p> |
| 0 | R/W | 0 | <p><b>DTR</b><br/> <b>Data Terminal Ready</b><br/> This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n.<br/> 0: dtr_n de-asserted (logic 1)<br/> 1: dtr_n asserted (logic 0)<br/> The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications.<br/> Note that in Loopback mode (MCR[4] set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</p>  |

## UART Line Status Register

| Offset: 0x14 |            |             | Register Name: UART_LSR<br>Default Value: 0x0000_0060  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7            | R          | 0           | FIFOERR<br><br>RX Data Error in FIFO<br><br>When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to 1 when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided there are no subsequent errors in the FIFO.  |
| 6            | R          | 1           | TEMT<br><br>Transmitter Empty<br><br>If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.   |
| 5            | R          | 1           | THRE<br><br>TX Holding Register Empty<br><br>If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register.<br><br>If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.  |
| 4            | R          | 0           | BI<br><br>Break Interrupt<br><br>This is used to indicate the detection of a break sequence on the serial input data.<br><br>If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sin, is held in a logic '0' state for longer than the sum of <i>start time + data bits + parity + stop bits</i> .<br><br>If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of <i>start time + data bits + parity + stop bits</i> . A break condition on serial input |

|   |   |   |  |
|---|---|---|--|
|   |   |   | <p>causes one and only one character, consisting of all zeros, to be received by the UART.</p> <p>In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</p>  |
| 3 | R | 0 | <p>FE</p> <p>Framing Error</p> <p>This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data.</p> <p>In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0: no framing error<br/>1:framing error</p> <p>Reading the LSR clears the FE bit.</p> |
| 2 | R | 0 | <p>PE</p> <p>Parity Error</p> <p>This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0: no parity error<br/>1: parity error</p> <p>Reading the LSR clears the PE bit.</p>   |
| 1 | R | 0 | <p>OE</p> <p>Overrun Error</p> <p>This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the</p>  |

|   |   |   |   |
|---|---|---|---|
|   |   |   | <p>OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.</p> <p>0: no overrun error<br/>1: overrun error</p> <p>Reading the LSR clears the OE bit.</p> |
| 0 | R | 0 | <p>DR<br/>Data Ready<br/>This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO.<br/>0: no data ready<br/>1: data ready<br/>This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</p>  |

## UART Modem Status Register

| Offset: 0x18 |            |             | Register Name: UART_MSR<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7            | R          | 0           | <p>DCD<br/>Line State of Data Carrier Detect<br/>This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set.<br/>0: dcd_n input is de-asserted (logic 1)<br/>1: dcd_n input is asserted (logic 0)</p> |
| 6            | R          | 0           | <p>RI<br/>Line State of Ring Indicator<br/>This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set.<br/>0: ri_n input is de-asserted (logic 1)<br/>1: ri_n input is asserted (logic 0)</p>  |
| 5            | R          | 0           | DSR  |

|   |   |   |   |
|---|---|---|---|
|   |   |   | <p><b>Line State of Data Set Ready</b><br/> This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART.<br/> 0: dsr_n input is de-asserted (logic 1)<br/> 1: dsr_n input is asserted (logic 0)<br/> In Loopback Mode (MCR[4] set to one), DSR is the same as MCR[0] (DTR).</p>  |
| 4 | R | 0 | <p><b>CTS</b><br/> <b>Line State of Clear To Send</b><br/> This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART.<br/> 0: cts_n input is de-asserted (logic 1)<br/> 1: cts_n input is asserted (logic 0)<br/> In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</p>  |
| 3 | R | 0 | <p><b>DDCD</b><br/> <b>Delta Data Carrier Detect</b><br/> This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read.<br/> 0: no change on dcd_n since last read of MSR<br/> 1: change on dcd_n since last read of MSR<br/> Reading the MSR clears the DDCD bit.<br/> Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</p> |
| 2 | R | 0 | <p><b>TERI</b><br/> <b>Trailing Edge Ring Indicator</b><br/> This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read.<br/> 0: no change on ri_n since last read of MSR<br/> 1: change on ri_n since last read of MSR<br/> Reading the MSR clears the TERI bit.</p>  |
| 1 | R | 0 | <p><b>DDSR</b><br/> <b>Delta Data Set Ready</b><br/> This is used to indicate that the modem control line</p>   |

|   |   |   |   |
|---|---|---|---|
|   |   |   | <p>dsr_n has changed since the last time the MSR was read.</p> <p>0: no change on dsr_n since last read of MSR</p> <p>1: change on dsr_n since last read of MSR</p> <p>Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR).</p> <p>Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</p>   |
| 0 | R | 0 | <p>DCTS</p> <p>Delta Clear to Send</p> <p>This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read.</p> <p>0: no change on ctsdsr_n since last read of MSR</p> <p>1: change on ctsdsr_n since last read of MSR</p> <p>Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS).</p> <p>Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</p> |

## UART Scratch Register

|              |            |             |  |
|--------------|------------|-------------|--|
| Offset: 0x1C |            |             | Register Name: UART_SCH<br>Default Value: 0x0000_0000  |
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7:0          | R/W        | 0           | <p>SCRATCH_REG</p> <p>Scratch Register</p> <p>This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</p> |

## UART Status Register

|              |            |             |   |
|--------------|------------|-------------|---|
| Offset: 0x7C |            |             | Register Name: UART_USR<br>Default Value: 0x0000_0006   |
| Bit          | Read/Write | Default/Hex | Description   |
| 31:5         | /          | /           | /   |
| 4            | R          | 0           | <p>RFF</p> <p>Receive FIFO Full</p> <p>This is used to indicate that the receive FIFO is completely full.</p> <p>0: Receive FIFO not full</p> |

|   |   |   |  |
|---|---|---|--|
|   |   |   | 1: Receive FIFO Full<br><br>This bit is cleared when the RX FIFO is no longer full.  |
| 3 | R | 0 | RFNE<br><br>Receive FIFO Not Empty<br><br>This is used to indicate that the receive FIFO contains one or more entries.<br>0: Receive FIFO is empty<br>1: Receive FIFO is not empty<br><br>This bit is cleared when the RX FIFO is empty. |
| 2 | R | 1 | TFE<br><br>Transmit FIFO Empty<br><br>This is used to indicate that the transmit FIFO is completely empty.<br>0: Transmit FIFO is not empty<br>1: Transmit FIFO is empty<br><br>This bit is cleared when the TX FIFO is no longer empty. |
| 1 | R | 1 | TFNF<br><br>Transmit FIFO Not Full<br><br>This is used to indicate that the transmit FIFO is not full.<br>0: Transmit FIFO is full<br>1: Transmit FIFO is not full<br><br>This bit is cleared when the TX FIFO is full.                  |
| 0 | R | 0 | BUSY<br><br>UART Busy Bit<br>0: Idle or inactive<br>1: Busy  |

## UART Transmit FIFO Level Register

|              |            |             |   |
|--------------|------------|-------------|---|
| Offset: 0x80 |            |             | Register Name: UART_TFL<br><br>Default Value: 0x0000_0000   |
| Bit          | Read/Write | Default/Hex | Description   |
| 31:7         | /          | /           | /   |
| 6:0          | R          | 0           | TFL<br><br>Transmit FIFO Level<br><br>This indicates the number of data entries in the transmit FIFO. |

## UART Receive FIFO Level Register

|              |            |             |   |
|--------------|------------|-------------|---|
| Offset: 0x84 |            |             | Register Name: UART_RFL<br><br>Default Value: 0x0000_0000 |
| Bit          | Read/Write | Default/Hex | Description   |
| 31:7         | /          | /           | /   |

|     |   |   |  |
|-----|---|---|--|
| 6:0 | R | 0 | RFL<br>Receive FIFO Level<br>This is indicates the number of data entries in the receive FIFO. |
|-----|---|---|--|

## UART Halt TX Register

| Offset: 0xA4 |            |             | Register Name: UART_HALT<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:6         | /          | /           | /   |
| 5            | R/W        | 0           | SIR_RX_INVERT<br>SIR Receiver Pulse Polarity Invert<br>0: Not invert receiver signal<br>1: Invert receiver signal   |
| 4            | R/W        | 0           | SIR_TX_INVERT<br>SIR Transmit Pulse Polarity Invert<br>0: Not invert transmit pulse<br>1: Invert transmit pulse   |
| 3            | /          | /           | /   |
| 2            | R/W        | 0           | CHANGE_UPDATE<br>After the user using HALT[1] to change the baudrate or LCR configuration, write 1 to update the configuration and waiting this bit self clear to 0 to finish update process. Write 0 to this bit has no effect.<br>1: Update trigger, Self clear to 0 when finish update.                                    |
| 1            | R/W        | 0           | CHCFG_AT_BUSY<br>This is an enable bit for the user to change LCR register configuration (except for the DLAB bit) and baudrate register (DLH and DLL) when the UART is busy (USB[0] is 1).<br>1: Enable change when busy   |
| 0            | R/W        | 0           | HALT_TX<br>Halt TX<br>This register is use to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled.<br>0 : Halt TX disabled<br>1 : Halt TX enabled<br>Note: If FIFOs are not enabled, the setting of the halt TX register has no effect on operation. |

### 7.4.5 UART Special Requirement

#### UART Pin List

| Port Name | Width | Direction | Description   |
|-----------|-------|-----------|---|
| UART0_TX  | 1     | OUT       | UART Serial Bit output  |
| UART0_RX  | 1     | IN        | UART Serial Bit input   |
| UART1_TX  | 1     | OUT       | UART Serial Bit output  |
| UART1_RX  | 1     | IN        | UART Serial Bit input   |
| UART1_RTS |       | OUT       | UART Request To Send<br><br>This active low output signal informs Modem that the UART is ready to send data |
| UART1_CTS |       | IN        | UART Clear To End<br><br>This active low signal is an input showing when Modem is ready to accept data      |
| UART2_TX  | 1     | OUT       | UART Serial Bit output  |
| UART2_RX  | 1     | IN        | UART Serial Bit input   |
| UART2_RTS | 1     | OUT       | UART Request To Send<br><br>This active low output signal informs Modem that the UART is ready to send data |
| UART2_CTS | 1     | IN        | UART Clear To End<br><br>This active low signal is an input showing when Modem is ready to accept data      |
| UART3_TX  | 1     | OUT       | UART Serial Bit output  |
| UART3_RX  | 1     | IN        | UART Serial Bit input   |
| UART3_RTS | 1     | OUT       | UART Request To Send<br><br>This active low output signal informs Modem that the UART is ready to send data |
| UART3_CTS | 1     | IN        | UART Clear To End<br><br>This active low signal is an input showing when Modem is ready to accept data      |
| UART4_TX  | 1     | OUT       | UART Serial Bit output  |
| UART4_RX  | 1     | IN        | UART Serial Bit input   |
| UART4_RTS | 1     | OUT       | UART Request To Send<br><br>This active low output signal informs Modem that the UART is ready to send data |
| UART4_CTS | 1     | IN        | UART Clear To End<br><br>This active low signal is an input showing when Modem is ready to accept data      |
| S_UART_TX | 1     | OUT       | UART Serial Bit output  |
| S_UART_RX | 1     | IN        | UART Serial Bit input   |

## IrDA Inverted Signals

When the UART is working in IrDA mode (MCR[6]='1'), if HALT[4] is set to '1', the signal is inverted before transferring to pin SOUT and if HALT[5] is set to '1', the signal is inverted after receiving from pin SIN

## 7.5 USB DRD

### 7.5.1 Overview

The USB DRD ,Dual-Role Device (DRD) controller, supports both device and host functions which can also be configured as a Host-only or Device-only controller, fully compliant with the USB 2.0 Specification. It can support high-speed (HS, 480-Mbps), full-speed (FS, 12-Mbps), and low-speed (LS, 1.5-Mbps) transfers in Host mode. It can support high-speed (HS, 480-Mbps), and full-speed (FS, 12-Mbps) in Device mode. Standard USB transceiver can be used through its UTMI+PHY Level3 interface. The UTMI+PHY interface is bidirectional with 8-bit data bus.

The USB2.0 DRD controller (SIE) includes the following features:

- Comply with USB 2.0 Specification
- Supports High-Speed (HS, 480Mbps), Full-Speed (FS, 12Mbps), and Low-Speed (LS, 1.5Mbps) in Host mode and support High-Speed (HS, 480Mbps), Full-Speed (FS, 12Mbps) in Device mode
- Supports the UTMI+ Level 3 interface. The 8-bit bidirectional data buses are used.
- 64-Byte Endpoint 0 for Control Transfer (Endpoint0)
- Supports up to 10 User-Configurable Endpoints for Bulk , Isochronous, Interrupt bi-directional transfers (Endpoint1, Endpoint2, Endpoint3, Endpoint4, Endpoint5)
- Supports up to 8128Bytes (8KB-64B) FIFO for EPs (Excluding EPO)
- Supports High-Bandwidth Isochronous & Interrupt transfers
- Automated splitting/combining of packets for Bulk transfers
- Supports point-to-point and point-to-multipoint transfer in both Host and Peripheral mode
- Includes automatic ping capabilities
- Soft connect/disconnect function
- Performs all transaction scheduling in hardware
- Power Optimization and Power Management capabilities

## 7.5.2 USB\_DRD Timing Diagram

Please refer USB2.0 Specification.

### 7.5.3 USB/DRD Clock Source and Frequency

There are two clocks for USB/DRD SIE module. One is from AHB bus and one is from UTMI Transceiver which is called USB/DRD PHY.

| Name     | Description  |
|----------|--|
| USB_CLK  | System clock (provided by AHB bus clock). This clock needs to be >30MHz where the core is configured for an 8-bit transceiver interface and up to 180Mhz |
| USB_XCLK | Transceiver macrocell clock. 60MHz for an 8-bit interface  |

## 7.6 USB Host

### 7.6.1 Overview

USB Host Controller is fully compliant with the USB 2.0 specification, Enhanced Host Controller Interface (EHCI) Specification, Revision 1.0, and the Open Host Controller Interface (OHCI) Specification Release 1.0a. The controller supports high-speed, 480Mbps transfers (40 times faster than USB 1.1 full-speed mode) using an EHCI Host Controller, as well as full and low speeds through one integrated OHCI Host Controllers.

The USB host controller includes the following features:

- Support industry-standard AMBA High-Performance Bus (AHB) and it is fully compliant with the AMBA Specification, Revision 2.0. Supports bus.
- Support 32-bit Little Endian AMBA AHB Slave Bus for Register Access.
- Support 32-bit Little Endian AMBA AHB Master Bus for Memory Access.
- Comply with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0, and the Open Host Controller Interface (OHCI) Specification, Version 1.0a.
- Support High-Speed (HS, 480Mbps), Full-Speed (FS, 12Mbps), and Low-Speed (LS, 1.5Mbps) Device.
- Support the UTMI+ Level 3 interface. The 8-bit bidirectional data buses are used.
- Support only 1 USB Root Port shared between EHCI and OHCI.

The USB host controller system-level block diagram is showed below:




Figure 7.6-1 USB Host Control Block Diagram

## 7.6.2 USB Host Timing Diagram

Please refer to USB2.0 specification, Enhanced Host Controller Interface (EHCI) Specification, Version 1.0, and the Open Host Controller Interface (OHCI) Specification, Version 1.0a.

### 7.6.3 USB Host Register List

| Module Name | Base Address |
|-------------|--------------|
| USB_HCI0    | 0x01C1A000   |
| USB_HCI1    | 0x01C1B000   |
| USB_OHCI2   | 0x01C1C000   |

| Register Name                                     | Offset | Description                                     |
|---|--------|---|
| <b>EHCI Capability Register</b>                   |        |   |
| E_CAPLENGTH                                       | 0x000  | EHCI Capability register Length Register        |
| E_HCIVERSION                                      | 0x002  | EHCI Host Interface Version Number Register     |
| E_HCSPARAMS                                       | 0x004  | EHCI Host Control Structural Parameter Register |
| E_HCCPARAMS                                       | 0x008  | EHCI Host Control Capability Parameter Register |
| E_HCSPPORTROUTE                                   | 0x00c  | EHCI Companion Port Route Description           |
| <b>EHCI Operational Register</b>                  |        |   |
| E_USBCMD  | 0x010  | EHCI USB Command Register                       |
| E_USBSTS  | 0x014  | EHCI USB Status Register                        |
| E_USBINTR   | 0x018  | EHCI USB Interrupt Enable Register              |
| E_FRINDEX   | 0x01c  | EHCI USB Frame Index Register                   |
| E_CTRLDSSEGMENT                                   | 0x020  | EHCI 4G Segment Selector Register               |
| E_PERIODICLISTBASE                                | 0x024  | EHCI Frame List Base Address Register           |
| E_ASYNCNLISTADDR                                  | 0x028  | EHCI Next Asynchronous List Address Register    |
| E_CONFIGFLAG                                      | 0x050  | EHCI Configured Flag Register                   |
| E_PORTSC  | 0x054  | EHCI Port Status/Control Register               |
| <b>OHCI Control and Status Partition Register</b> |        |   |
| O_HcRevision                                      | 0x400  | OHCI Revision Register                          |
| O_HcControl                                       | 0x404  | OHCI Control Register                           |
| O_HcCommandStatus                                 | 0x408  | OHCI Command Status Register                    |
| O_HcInterruptStatus                               | 0x40c  | OHCI Interrupt Status Register                  |
| O_HcInterruptEnable                               | 0x410  | OHCI Interrupt Enable Register                  |
| O_HcInterruptDisable                              | 0x414  | OHCI Interrupt Disable Register                 |
| <b>OHCI Memory Pointer Partition Register</b>     |        |   |
| O_HcHCCA  | 0x418  | OHCI HCCA Base                                  |
| O_HcPeriodCurrentED                               | 0x41c  | OHCI Period Current ED Base                     |
| O_HcControlHeadED                                 | 0x420  | OHCI Control Head ED Base                       |
| O_HcControlCurrentE<br>D                          | 0x424  | OHCI Control Current ED Base                    |
| O_HcBulkHeadED                                    | 0x428  | OHCI Bulk Head ED Base                          |
| O_HcBulkCurrentED                                 | 0x42c  | OHCI Bulk Current ED Base                       |
| O_HcDoneHead                                      | 0x430  | OHCI Done Head Base                             |
| <b>OHCI Frame Counter Partition Register</b>      |        |   |
| O_HcFmInterval                                    | 0x434  | OHCI Frame Interval Register                    |

|                                  |       |                                     |
|----------------------------------|-------|-------------------------------------|
| O_HcFmRemaining                  | 0x438 | OHCI Frame Remaining Register       |
| O_HcFmNumber                     | 0x43c | OHCI Frame Number Register          |
| O_HcPeriodicStart                | 0x440 | OHCI Periodic Start Register        |
| O_HcLSThreshold                  | 0x444 | OHCI LS Threshold Register          |
| OHCI Root Hub Partition Register |       |                                     |
| O_HcRhDescriptorA                | 0x448 | OHCI Root Hub Descriptor Register A |
| O_HcRhDescriptorB                | 0x44c | OHCI Root Hub Descriptor Register B |
| O_HcRhStatus                     | 0x450 | OHCI Root Hub Status Register       |
| O_HcRhPortStatus                 | 0x454 | OHCI Root Hub Port Status Register  |

## 7.6.4 EHCI Register Description

### EHCI Identification Register

| Offset:0x00 |            |         | Register Name: CAPLENGTH<br>Default Value: Implementation Dependent   |
|-------------|------------|---------|---|
| Bit         | Read/Write | Default | Description   |
| 7:0         | R          | 0x10    | CAPLENGTH<br>The value in these bits indicates an offset to add to register base to find the beginning of the Operational Register Space. |

### EHCI Host Interface Version Number Register

| Offset: 0x02 |            |         | Register Name: HCIVERSION<br>Default Value:0x0100  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 15:0         | R          | 0x0100  | HCIVERSION<br>This is a 16-bits register containing a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision and the least significant byte is the minor revision. |

### EHCI Host Control Structural Parameter Register

| Offset: 0x04 |            |         | Register Name: HCSPARAMS<br>Default Value: Implementation Dependent  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:24        | /          | 0       | Reserved.<br>These bits are reserved and should be set to zero.  |
| 23:20        | R          | 0       | /  |
| 19:16        | /          | 0       | Reserved.<br>These bits are reserved and should be set to zero.  |
| 15:12        | R          | 0       | Number of Companion Controller (N_CC)<br>This field indicates the number of companion controllers associated with this USB2.0 host controller. A zero in this field indicates there are no companion host controllers. And a value larger than zero in this field indicates there are companion USB1.1 host controller(s).<br>This field will always be '0'. |
| 11:8         | R          | 0       | Number of Port per Companion Controller(N_PCC)<br>This field indicates the number of ports supported per companion host controller host controller. It is used to indicate the port routing configuration to system software.  |

|       |   |   | This field will always fix with '0'.  |       |         |   |   |   |  |
|-------|---|---|---|-------|---------|---|---|---|--|
|       |   |   | <p><b>Port Routing Rules</b><br/> This field indicates the method used by this implementation for how all ports are mapped to companion controllers. The value of this field has the following interpretation:</p> <table border="1" data-bbox="563 370 1262 707"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>The first N_PCC ports are routed to the lowest numbered function companion host controller, the next N_PCC port are routed to the next lowest function companion controller, and so on.</td> </tr> <tr> <td>1</td> <td>The port routing is explicitly enumerated by the first N_PORTS elements of the HCSP-PORTTOUTE array.</td> </tr> </tbody> </table> | Value | Meaning | 0 | The first N_PCC ports are routed to the lowest numbered function companion host controller, the next N_PCC port are routed to the next lowest function companion controller, and so on. | 1 | The port routing is explicitly enumerated by the first N_PORTS elements of the HCSP-PORTTOUTE array. |
| Value | Meaning   |   |   |       |         |   |   |   |  |
| 0     | The first N_PCC ports are routed to the lowest numbered function companion host controller, the next N_PCC port are routed to the next lowest function companion controller, and so on. |   |   |       |         |   |   |   |  |
| 1     | The port routing is explicitly enumerated by the first N_PORTS elements of the HCSP-PORTTOUTE array.  |   |   |       |         |   |   |   |  |
| 7     | R   | 0 | This field will always be '0'.  |       |         |   |   |   |  |
| 6:4   | /   | 0 | <p><b>Reserved.</b><br/> These bits are reserved and should be set to zero.</p>   |       |         |   |   |   |  |
| 3:0   | R   | 1 | <p><b>N_PORTS</b><br/> This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 0x1 to 0x0f.<br/> This field is always 1.</p>   |       |         |   |   |   |  |

## EHCI Host Control Capability Parameter Register

| Offset: 0x08 |            |         | Register Name: HCCPARAMS<br><br>Default Value: Implementation Dependent  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:16        | /          | 0       | <p><b>Reserved</b><br/> These bits are reserved and should be set to zero.</p>   |
| 15:18        | R          | 0       | <p><b>EHCI Extended Capabilities Pointer (EECP)</b><br/> This optional field indicates the existence of a capabilities list. A value of 00b indicates no extended capabilities are implemented. A non-zero value in this register indicates the offset in PCI configuration space of the first EHCI extended capability. The pointer value must be 40h or greater if implemented to maintain consistency of the PCI header defined for this class of device.<br/> The value of this field is always '00b'.</p> |
| 7:4          | R          |         | <p><b>Isochronous Scheduling Threshold</b><br/> This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule.</p>  |

|   |   |   |  |
|---|---|---|--|
|   |   |   | When bit[7] is zero, the value of the least significant 3 bits indicates the number of micro-frames a host controller can hold a set of isochronous data structures(one or more) before flushing the state. When bit[7] is a one, then host software assumes the host controller may cache an isochronous data structure for an entire frame.  |
| 3 | R | 0 | Reserved<br>These bits are reserved and should be set to zero.   |
| 2 | R |   | Asynchronous Schedule Park Capability<br>If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule. The feature can be disabled or enabled and set to a specific level by using the Asynchronous Schedule Park Mode Enable and Asynchronous Schedule Park Mode Count fields in the USBCMD register.  |
| 1 | R |   | Programmable Frame List Flag<br>If this bit is set to a zero, then system software must use a frame list length of 1024 elements with this host controller.The USBCMD register<br>Frame List Size field is a read-only register and should be set to zero.<br>If set to 1,then system software can specify and use the frame list in the USBCMD register Frame List Size field to configure the host controller.<br>The frame list must always aligned on a 4K page boundary.This requirement ensures that the frame list is always physically contiguous. |
| 0 | R | 0 | Reserved<br>These bits are reserved for future use and should return a value of zero when read.  |

## EHCI Companion Port Route Description

| Offset: 0x0C |            |         | Register Name: HCSP-PORTROUTE<br>Default Value: UNDEFINED  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | R          |         | HCSP-PORTROUTE<br>This optional field is valid only if Port Routing Rules field in HCSPARAMS register is set to a one.<br>This field is used to allow a host controller implementation to explicitly describe to which companion host controller each implemented port is mapped. This field is a 15-element nibble array (each 4 bit is one array element). Each array location |

|  |  |  |  |
|--|--|--|--|
|  |  |  | corresponds one-to-one with a physical port provided by the host controller (e.g. PORTROUTE [0] corresponds to the first PORTSC port, PORTROUTE [1] to the second PORTSC port, etc.). The value of each element indicates to which of the companion host controllers this port is routed. Only the first N_PORTS elements have valid information. A value of zero indicates that the port is routed to the lowest numbered function companion host controller. A value of one indicates that the port is routed to the next lowest numbered function companion host controller, and so on. |
|--|--|--|--|

## EHCI USB Command Register

| Offset: 0x10 |   |         | Register Name: USBCMD<br><br>Default Value: 0x00080000(0x00080B00 if Asynchronous Schedule Park Capability is a one)   |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
|--------------|---|---------|--|-------|----------------------------|------|----------|------|---------------|------|---------------|------|---------------|------|---|------|---------------------|------|---------------------|------|---------------------|
| Bit          | Read/Write                              | Default | Description  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 31:24        | /                                       | 0       | Reserved<br><br>These bits are reserved and should be set to zero.   |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 23:16        | R/W                                     | 0x08    | <p>Interrupt Threshold Control</p> <p>The value in this field is used by system software to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below:</p> <table border="1"> <tr> <th>Value</th><th>Minimum Interrupt Interval</th></tr> <tr> <td>0x00</td><td>Reserved</td></tr> <tr> <td>0x01</td><td>1 micro-frame</td></tr> <tr> <td>0x02</td><td>2 micro-frame</td></tr> <tr> <td>0x04</td><td>4 micro-frame</td></tr> <tr> <td>0x08</td><td>8 micro-frame(default, equates to 1 ms)</td></tr> <tr> <td>0x10</td><td>16 micro-frame(2ms)</td></tr> <tr> <td>0x20</td><td>32 micro-frame(4ms)</td></tr> <tr> <td>0x40</td><td>64 micro-frame(8ms)</td></tr> </table> <p>Any other value in this register yields undefined results.</p> <p>The default value in this field is 0x08 .</p> <p>Software modifications to this bit while HC Halted bit is equal to zero results in undefined behavior.</p> | Value | Minimum Interrupt Interval | 0x00 | Reserved | 0x01 | 1 micro-frame | 0x02 | 2 micro-frame | 0x04 | 4 micro-frame | 0x08 | 8 micro-frame(default, equates to 1 ms) | 0x10 | 16 micro-frame(2ms) | 0x20 | 32 micro-frame(4ms) | 0x40 | 64 micro-frame(8ms) |
| Value        | Minimum Interrupt Interval              |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x00         | Reserved                                |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x01         | 1 micro-frame                           |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x02         | 2 micro-frame                           |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x04         | 4 micro-frame                           |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x08         | 8 micro-frame(default, equates to 1 ms) |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x10         | 16 micro-frame(2ms)                     |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x20         | 32 micro-frame(4ms)                     |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 0x40         | 64 micro-frame(8ms)                     |         |  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 15:12        | /                                       | 0       | Reserved<br><br>These bits are reserved and should be set to zero.   |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |
| 11           | R/W or R                                | 0       | Asynchronous Schedule Park Mode Enable(OPTIONAL)<br><br>If the Asynchronous Park Capability bit in the HCCPARAMS register is a one, then this bit defaults to a 1 and is R/W. Otherwise the bit must be a zero and is Read Only. Software uses this bit to enable or disable Park mode. When this bit is one, Park mode is enabled. When this bit is zero, Park mode is  |       |                            |      |          |      |               |      |               |      |               |      |   |      |                     |      |                     |      |                     |

|     |          |   |  |
|-----|----------|---|--|
|     |          |   | disabled.  |
| 10  | /        | 0 | Reserved<br>These bits are reserved and should be set to zero.   |
| 9:8 | R/W or R | 0 | Asynchronous Schedule Park Mode Count(OPTIONAL)<br>Asynchronous Park Capability bit in the HCCPARAMS register is a one,<br>Then this field defaults to 0x3 and is W/R. Otherwise it defaults to zero and is R. It contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the Asynchronous schedule.<br>Valid value are 0x1 to 0x3. Software must not write a zero to this bit when Park Mode Enable is a one as it will result in undefined behavior.  |
| 7   | R/W      | 0 | Light Host Controller Reset(OPTIONAL)<br>This control bit is not required.<br>If implemented, it allows the driver to reset the EHCI controller without affecting the state of the ports or relationship to the companion host controllers. For example, the PORSTC registers should not be reset to their default values and the CF bit setting should not go to zero (retaining port ownership relationships).<br>A host software read of this bit as zero indicates the Light Host Controller Reset has completed and it is safe for software to re-initialize the host controller. A host software read of this bit as a one indicates the Light Host  |
| 6   | R/W      | 0 | Interrupt on Async Advance Doorbell<br>This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell.<br>When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USBSTS. if the Interrupt on Async Advance Enable bit in the USBINTR register is a one then the host controller will assert an interrupt at the next interrupt threshold.<br>The host controller sets this bit to a zero after it has set the Interrupt on Async Advance status bit in the USBSTS register to a one.<br>Software should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results. |
| 5   | R/W      | 0 | Asynchronous Schedule Enable<br>This bit controls whether the host controller skips processing   |

|           |  |   | <p>the Asynchronous Schedule. Values mean:</p> <table border="1"> <thead> <tr> <th>Bit Value</th><th>Meaning</th></tr> </thead> <tbody> <tr> <td>0</td><td>Do not process the Asynchronous Schedule.</td></tr> <tr> <td>1</td><td>Use the ASYNLISTADDR register to access the Asynchronous Schedule.</td></tr> </tbody> </table> <p>The default value of this field is '0b'.</p>   | Bit Value | Meaning | 0   | Do not process the Asynchronous Schedule. | 1   | Use the ASYNLISTADDR register to access the Asynchronous Schedule. |     |   |     |          |
|-----------|--|---|--|-----------|---------|-----|---|-----|--|-----|---|-----|----------|
| Bit Value | Meaning  |   |  |           |         |     |   |     |  |     |   |     |          |
| 0         | Do not process the Asynchronous Schedule.                          |   |  |           |         |     |   |     |  |     |   |     |          |
| 1         | Use the ASYNLISTADDR register to access the Asynchronous Schedule. |   |  |           |         |     |   |     |  |     |   |     |          |
| 4         | R/W  | 0 | <p>Periodic Schedule Enable</p> <p>This bit controls whether the host controller skips processing the Periodic Schedule. Values mean:</p> <table border="1"> <thead> <tr> <th>Bit Value</th><th>Meaning</th></tr> </thead> <tbody> <tr> <td>0</td><td>Do not process the Periodic Schedule.</td></tr> <tr> <td>1</td><td>Use the PERIODICLISTBASE register to access the Periodic Schedule.</td></tr> </tbody> </table> <p>The default value of this field is '0b'.</p>  | Bit Value | Meaning | 0   | Do not process the Periodic Schedule.     | 1   | Use the PERIODICLISTBASE register to access the Periodic Schedule. |     |   |     |          |
| Bit Value | Meaning  |   |  |           |         |     |   |     |  |     |   |     |          |
| 0         | Do not process the Periodic Schedule.                              |   |  |           |         |     |   |     |  |     |   |     |          |
| 1         | Use the PERIODICLISTBASE register to access the Periodic Schedule. |   |  |           |         |     |   |     |  |     |   |     |          |
| 3:2       | R/W or R   | 0 | <p>Frame List Size</p> <p>This field is R/W only if Programmable Frame List Flag in the HCCPARAMS registers is set to a one. This field specifies the size of the Frame list. The size the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index.</p> <p>Values mean:</p> <table border="1"> <thead> <tr> <th>Bits</th><th>Meaning</th></tr> </thead> <tbody> <tr> <td>00b</td><td>1024 elements(4096bytes)Default value</td></tr> <tr> <td>01b</td><td>512 elements(2048bytes)</td></tr> <tr> <td>10b</td><td>256 elements(1024bytes)For resource-constrained condition</td></tr> <tr> <td>11b</td><td>reserved</td></tr> </tbody> </table> <p>The default value is '00b'.</p>   | Bits      | Meaning | 00b | 1024 elements(4096bytes)Default value     | 01b | 512 elements(2048bytes)  | 10b | 256 elements(1024bytes)For resource-constrained condition | 11b | reserved |
| Bits      | Meaning  |   |  |           |         |     |   |     |  |     |   |     |          |
| 00b       | 1024 elements(4096bytes)Default value                              |   |  |           |         |     |   |     |  |     |   |     |          |
| 01b       | 512 elements(2048bytes)  |   |  |           |         |     |   |     |  |     |   |     |          |
| 10b       | 256 elements(1024bytes)For resource-constrained condition          |   |  |           |         |     |   |     |  |     |   |     |          |
| 11b       | reserved   |   |  |           |         |     |   |     |  |     |   |     |          |
| 1         | R/W  | 0 | <p>Host Controller Reset</p> <p>This control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset.</p> <p>When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.</p> <p>All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s). Software must reinitialize the host controller as described in Section 4.1 of the CHEI Specification in order to return the host controller to an</p> |           |         |     |   |     |  |     |   |     |          |

|   |     |   |   |
|---|-----|---|---|
|   |     |   | <p>operational state.</p> <p>This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register.</p> <p>Software should not set this bit to a one when the HC Halted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behaviour.</p>   |
| 0 | R/W | 0 | <p>Run/Stop</p> <p>When set to a 1, the Host Controller proceeds with execution of the schedule. When set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears this bit.</p> <p>The HC Halted bit indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state.</p> <p>Software must not write a one to this field unless the Host Controller is in the Halt State.</p> <p>The default value is 0x0.</p> |

## EHCI USB Status Register

| Offset: 0x14 |            |         | Register Name: USBSTS  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:16        | /          | 0       | <p>Reserved</p> <p>These bits are reserved and should be set to zero.</p>  |
| 15           | R          | 0       | <p>Asynchronous Schedule Status</p> <p>The bit reports the current real status of Asynchronous Schedule. If this bit is a zero then the status of the Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).</p> |
| 14           | R          | 0       | <p>Periodic Schedule Status</p> <p>The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to</p>  |

|      |      |   |  |
|------|------|---|--|
|      |      |   | <i>immediately</i> disable or enable the Periodic Schedule when software transitions the <i>Periodic Schedule Enable</i> bit in the USBCMD register. When this bit and the <i>Periodic Schedule Enable</i> bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).  |
| 13   | R    | 0 | <p>Reclamation</p> <p>This is a read-only status bit, which is used to detect an empty asynchronous schedule.</p>  |
| 12   | R    | 1 | <p>HC Halted</p> <p>This bit is a zero whenever the Run/Stop bit is a one. The Host Controller Sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller Hardware (e.g. internal error).</p> <p>The default value is '1'.</p>   |
| 11:6 | /    | 0 | <p>Reserved</p> <p>These bits are reserved and should be set to zero.</p>  |
| 5    | R/WC | 0 | <p>Interrupt on Async Advance</p> <p>System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.</p>  |
| 4    | R/WC | 0 | <p>Host System Error</p> <p>The Host Controller set this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs.</p>   |
| 3    | R/WC | 0 | <p>Frame List Rollover</p> <p>The Host Controller sets this bit to a one when the Frame List Index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size is 1024, the Frame Index Register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.</p>          |
| 2    | R/WC | 0 | <p>Port Change Detect</p> <p>The Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a Force Port Resume bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the Connect Status Chang being set to a one after system software has relinquished ownership of a connected</p> |

|   |      |   |  |
|---|------|---|--|
|   |      |   | port by writing a one to a port's Port Owner bit.  |
| 1 | R/WC | 0 | <p>USB Error Interrupt(USBERRINT)</p> <p>The Host Controller sets this bit to 1 when completion of USB transaction results in an error condition(e.g. error counter underflow).If the TD on which the error interrupt occurred also had its IOC bit set, both.</p> <p>This bit and USBINT bit are set.</p>   |
| 0 | R/WC | 0 | <p>USB Interrupt(USBINT)</p> <p>The Host Controller sets this bit to a one on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set.</p> <p>The Host Controller also sets this bit to 1 when a short packet is detected</p> <p>(actual number of bytes received was less than the expected number of bytes)</p> |

## EHCI USB Interrupt Enable Register

| Offset: 0x18 |            |         | Register Name: USBINTR<br>Default Value:0x00000000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:6         | /          | 0       | <p>Reserved</p> <p>These bits are reserved and should be zero.</p>  |
| 5            | R/W        | 0       | <p>Interrupt on Async Advance Enable</p> <p>When this bit is 1, and the Interrupt on Async Advance bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.</p> |
| 4            | R/W        | 0       | <p>Host System Error Enable</p> <p>When this bit is 1, and the Host System Error Status bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.</p>   |
| 3            | R/W        | 0       | <p>Frame List Rollover Enable</p> <p>When this bit is 1, and the Frame List Rollover bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.</p>  |
| 2            | R/W        | 0       | <p>Port Change Interrupt Enable</p> <p>When this bit is 1, and the Port Chang Detect bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Chang Detect bit.</p>  |

|   |     |   |  |
|---|-----|---|--|
| 1 | R/W | 0 | <p><b>USB Error Interrupt Enable</b></p> <p>When this bit is 1, and the USBERRINT bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold.</p> <p>The interrupt is acknowledged by software clearing the USBERRINT bit.</p> |
| 0 | R/W | 0 | <p><b>USB Interrupt Enable</b></p> <p>When this bit is 1, and the USBINT bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold.</p> <p>The interrupt is acknowledged by software clearing the USBINT bit</p>              |

## EHCI Frame Index Register

| Offset: 0x1c            |                 |         | Register Name: FRINDEX<br>Default Value: 0x00000000   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
|-------------------------|-----------------|---------|---|-------------------------|-----------------|---|-----|------|----|-----|-----|----|-----|-----|----|-----|----------|--|
| Bit                     | Read/Write      | Default | Description   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 31:14                   | /               | 0       | <p>Reserved</p> <p>These bits are reserved and should be zero.</p>  |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 13:0                    | R/W             | 0       | <p><b>Frame Index</b></p> <p>The value in this register increments at the end of each time frame</p> <p>(e.g. micro-frame). Bits[N:3] are used for the Frame List current index. It</p> <p>Means that each location of the frame list is accessed 8 times (frames or</p> <p>Micro-frames) before moving to the next index. The following illustrates</p> <p>Values of N based on the value of the Frame List Size field in the USBCMD register.</p> <table border="1"> <thead> <tr> <th>USBCMD[Frame List Size]</th> <th>Number Elements</th> <th>N</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1024</td> <td>12</td> </tr> <tr> <td>01b</td> <td>512</td> <td>11</td> </tr> <tr> <td>10b</td> <td>256</td> <td>10</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table> | USBCMD[Frame List Size] | Number Elements | N | 00b | 1024 | 12 | 01b | 512 | 11 | 10b | 256 | 10 | 11b | Reserved |  |
| USBCMD[Frame List Size] | Number Elements | N       |   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 00b                     | 1024            | 12      |   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 01b                     | 512             | 11      |   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 10b                     | 256             | 10      |   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |
| 11b                     | Reserved        |         |   |                         |                 |   |     |      |    |     |     |    |     |     |    |     |          |  |

**Note:** This register must be written as a DWord. Byte writes produce undefined results.

## EHCI Periodic Frame List Base Address Register

| Offset: 0x24 |            |         | Register Name: PERIODICLISTBASE<br>Default Value: Undefined |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:12        | R/W        |         | Base Address  |

|      |   |  |   |
|------|---|--|---|
|      |   |  | <p>These bits correspond to memory address signals [31:12], respectively.</p> <p>This register contains the beginning address of the Periodic Frame List in the system memory.</p> <p>System software loads this register prior to starting the schedule execution by the Host Controller. The memory structure referenced by this physical memory pointer is assumed to be 4-K byte aligned. The contents of this register are combined with the Frame Index Register (FRINDEX) to enable the Host Controller to step through the Periodic Frame List in sequence.</p> |
| 11:0 | / |  | <p>Reserved</p> <p>Must be written as 0x0 during runtime, the values of these bits are undefined.</p>   |

**Note:** Writes must be Dword Writes.

## EHCI Current Asynchronous List Address Register

| Offset: 0x28 |            |         | Register Name: ASYNCLISTADDR<br>Default Value: Undefined  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:5         | R/W        |         | <p>Link Pointer (LP)</p> <p>This field contains the address of the next asynchronous queue head to be executed.</p> <p>These bits correspond to memory address signals [31:5], respectively.</p>    |
| 4:0          | /          | /       | <p>Reserved</p> <p>These bits are reserved and their value has no effect on operation.</p> <p>Bits in this field cannot be modified by system software and will always return a zero when read.</p> |

**Note:** Write must be DWord Writes.

## EHCI Configure Flag Register

| Offset: 0x50 |            |         | Register Name: CONFIGFLAG<br>Default Value: 0x00000000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:1         | /          | 0       | <p>Reserved</p> <p>These bits are reserved and should be set to zero.</p>  |
| 0            | R/W        | 0       | <p>Configure Flag(CF)</p> <p>Host software sets this bit as the last action in its process of configuring the Host Controller. This bit controls the default port-routing control logic as follow:</p> |

|   |  |  | Value | Meaning |
|---|--|--|-------|---------|
| 0                                       | Port routing control logic default-routs each port to an implementation dependent classic host controller. |  |       |         |
| 1                                       | Port routing control logic default-routs all ports to this host controller.                                |  |       |         |
| The default value of this field is '0'. |  |  |       |         |

**Note:** This register is not use in the normal implementation.

## EHCI Port Status and Control Register

| Offset: 0x54 |   |         | Register Name: PORTSC<br>Default Value: 0x00002000(w/PPC set to one); 0x00003000(w/PPC set to a zero)  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
|--------------|---|---------|--|--|------|-----------|-------|---|-------|--------------|-------|--------------|-------|--------------|-------|-------------|-------|-------------------|-------|---|-------|----------|
| Bit          | Read/Write                                | Default | Description  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 31:22        | /   | 0       | Reserved<br>These bits are reserved for future use and should return a value of zero when read.  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 21           | R/W                                       | 0       | Wake on Disconnect Enable(WKDSCNNT_E)<br>Writing this bit to a one enables the port to be sensitive to device disconnects as wake-up events.<br>This field is zero if Port Power is zero.<br>The default value in this field is '0'.   |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 20           | R/W                                       | 0       | Wake on Connect Enable(WKCNNT_E)<br>Writing this bit to a one enable the port to be sensitive to device connects as wake-up events.<br>This field is zero if Port Power is zero.<br>The default value in this field is '0'.  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 19:16        | R/W                                       | 0       | Port Test Control<br>The value in this field specifies the test mode of the port. The encoding of the test mode bits are as follow:<br><table border="1"> <thead> <tr> <th>Bits</th> <th>Test Mode</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>The port is NOT operating in a test mode.</td> </tr> <tr> <td>0001b</td> <td>Test J_STATE</td> </tr> <tr> <td>0010b</td> <td>Test K_STATE</td> </tr> <tr> <td>0011b</td> <td>Test SEO_NAK</td> </tr> <tr> <td>0100b</td> <td>Test Packet</td> </tr> <tr> <td>0101b</td> <td>Test FORCE_ENABLE</td> </tr> <tr> <td>0110b</td> <td>-</td> </tr> <tr> <td>1111b</td> <td>Reserved</td> </tr> </tbody> </table> |  | Bits | Test Mode | 0000b | The port is NOT operating in a test mode. | 0001b | Test J_STATE | 0010b | Test K_STATE | 0011b | Test SEO_NAK | 0100b | Test Packet | 0101b | Test FORCE_ENABLE | 0110b | - | 1111b | Reserved |
| Bits         | Test Mode                                 |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0000b        | The port is NOT operating in a test mode. |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0001b        | Test J_STATE                              |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0010b        | Test K_STATE                              |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0011b        | Test SEO_NAK                              |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0100b        | Test Packet                               |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0101b        | Test FORCE_ENABLE                         |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 0110b        | -   |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 1111b        | Reserved                                  |         |  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |
| 15:14        | R/W                                       | 0       | The default value in this field is '0000b'.  |  |      |           |       |   |       |              |       |              |       |              |       |             |       |                   |       |   |       |          |

|             |           |  | These bits are reserved for future use and should return a value of zero when read.  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
|-------------|-----------|--|--|-------------|-----------|----------------|-----|-----|---|-----|---------|---|-----|---------|--|-----|-----------|---|
| 13          | R/W       | 1  | <p>Port Owner</p> <p>This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero. System software uses this field to release ownership of the port to selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.</p> <p>Default Value = 1b.</p>  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 12          | /         | 0  | <p>Reserved</p> <p>These bits are reserved for future use and should return a value of zero when read.</p>   |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 11:10       | R         | 0  | <p>Line Status</p> <p>These bits reflect the current logical levels of the D+ (bit11) and D-(bit10) signal lines. These bits are used for detection of low-speed USB devices prior to port reset and enable sequence. This read only field is valid only when the port enable bit is zero and the current connect status bit is set to a one.</p> <p>The encoding of the bits are:</p> <table border="1"> <thead> <tr> <th>Bit[11:10 ]</th> <th>USB State</th> <th>Interpretation</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>SEO</td> <td>Not Low-speed device, perform EHCI reset.</td> </tr> <tr> <td>10b</td> <td>J-state</td> <td>Not Low-speed device, perform EHCI reset.</td> </tr> <tr> <td>01b</td> <td>K-state</td> <td>Low-speed device, release ownership of port.</td> </tr> <tr> <td>11b</td> <td>Undefined</td> <td>Not Low-speed device, perform EHCI reset.</td> </tr> </tbody> </table> <p>This value of this field is undefined if Port Power is zero.</p> | Bit[11:10 ] | USB State | Interpretation | 00b | SEO | Not Low-speed device, perform EHCI reset. | 10b | J-state | Not Low-speed device, perform EHCI reset. | 01b | K-state | Low-speed device, release ownership of port. | 11b | Undefined | Not Low-speed device, perform EHCI reset. |
| Bit[11:10 ] | USB State | Interpretation                               |  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 00b         | SEO       | Not Low-speed device, perform EHCI reset.    |  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 10b         | J-state   | Not Low-speed device, perform EHCI reset.    |  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 01b         | K-state   | Low-speed device, release ownership of port. |  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 11b         | Undefined | Not Low-speed device, perform EHCI reset.    |  |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 9           | /         | 0  | <p>Reserved</p> <p>This bit is reserved for future use, and should return a value of zero when read.</p>   |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |
| 8           | R/W       | 0  | <p>Port Reset</p> <p>1=Port is in Reset. 0=Port is not in Reset. Default value = 0.</p> <p>When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long</p>   |             |           |                |     |     |   |     |         |   |     |         |  |     |           |   |

|                             |            |   | <p>enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Notes: when software writes this bit to a one , it must also write a zero to the Port Enable bit.</p> <p>Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state with 2ms of software writing this bit to a zero.</p> <p>The HC Halted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HC Halted bit is a one.</p> <p>This field is zero if Port Power is zero.</p>  |                             |            |    |         |    |        |    |         |
|-----------------------------|------------|---|---|-----------------------------|------------|----|---------|----|--------|----|---------|
| 7                           | R/W        | 0 | <p>Suspend</p> <p>Port Enabled Bit and Suspend bit of this register define the port states as follows:</p> <table border="1"> <thead> <tr> <th>Bits[Port Enables, Suspend]</th><th>Port State</th></tr> </thead> <tbody> <tr> <td>0x</td><td>Disable</td></tr> <tr> <td>10</td><td>Enable</td></tr> <tr> <td>11</td><td>Suspend</td></tr> </tbody> </table> <p>When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspend and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.</p> <p>A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:</p> <ul style="list-style-type: none"> <li>① Software sets the Force Port Resume bit to a zero(from a one).</li> <li>② Software sets the Port Reset bit to a one(from a zero).</li> </ul> <p>If host software sets this bit to a one when the port is not enabled(i.e. Port enabled bit is a zero), the results are</p> | Bits[Port Enables, Suspend] | Port State | 0x | Disable | 10 | Enable | 11 | Suspend |
| Bits[Port Enables, Suspend] | Port State |   |   |                             |            |    |         |    |        |    |         |
| 0x                          | Disable    |   |   |                             |            |    |         |    |        |    |         |
| 10                          | Enable     |   |   |                             |            |    |         |    |        |    |         |
| 11                          | Suspend    |   |   |                             |            |    |         |    |        |    |         |

|   |      |   |  |
|---|------|---|--|
|   |      |   | <p>undefined.</p> <p>This field is zero if Port Power is zero.</p> <p>The default value in this field is '0'.</p>  |
| 6 | R/W  | 0 | <p>Force Port Resume</p> <p>1 = Resume detected/driven on port. 0 = No resume (K-state) detected/ driven on port. Default value = 0.</p> <p>This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspend and software transitions this bit to a one, then the effects on the bus are undefined.</p> <p>Software sets this bit to a 1 drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.</p> <p>Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero.</p> <p>This field is zero if Port Power is zero.</p> |
| 5 | R/WC | 0 | <p>Over-current Change</p> <p>Default = 0. This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.</p>   |
| 4 | R    | 0 | <p>Over-current Active</p> <p>0 = This port does not have an over-current condition. 1 = This port currently has an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.</p> <p>The default value of this bit is '0'.</p>   |
| 3 | R/WC | 0 | <p>Port Enable/Disable Change</p> <p>Default = 0. 1 = Port enabled/disabled status has changed. 0 = No change.</p> <p>For the root hub, this bit gets set to a one only when a port is</p>   |

|   |      |   |  |
|---|------|---|--|
|   |      |   | disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it.<br><br>This field is zero if Port Power is zero.  |
| 2 | R/W  | 0 | <p>Port Enabled/Disabled</p> <p>1=Enable, 0=Disable. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.</p> <p>Ports can be disabled by either a fault condition(disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</p> <p>When the port is disabled, downstream propagation of data is blocked on this port except for reset.</p> <p>The default value of this field is '0'.</p> <p>This field is zero if Port Power is zero.</p> |
| 1 | R/WC | 0 | <p>Connect Status Change</p> <p>1=Change in Current Connect Status, 0=No change, Default=0.</p> <p>Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit. Software sets this bit to 0 by writing a 1 to it.</p> <p>This field is zero if Port Power is zero.</p>   |
| 0 | R    | 0 | <p>Current Connect Status</p> <p>Device is present on port when the value of this field is a one, and no device is present on port when the value of this field is a zero. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change(Bit 1) to be set.</p> <p>This field is zero if Port Power zero.</p>   |

Note: This register is only reset by hardware or in response to a host controller reset.

## 7.6.5 OHCI Register Description

### HcRevision Register

| Offset: 0x400 |            |    |         | Register Name: HcRevision<br>Default Value:0x10  |
|---------------|------------|----|---------|--|
| Bit           | Read/Write |    | Default | Description  |
|               | HCD        | HC |         |  |
| 31:8          | /          | /  | 0x00    | Reserved   |
| 7:0           | R          | R  | 0x10    | <p>Revision</p> <p>This read-only field contains the BCD representation of the version of the HCI specification that is implemented by this HC. For example, a value of 0x11 corresponds to version 1.1. All of the HC implementations that are compliant with this specification will have a value of 0x10.</p> |

### HcControl Register

| Offset: 0x404 |            |     |         | Register Name: HcRevision<br>Default Value:0x0   |
|---------------|------------|-----|---------|--|
| Bit           | Read/Write |     | Default | Description  |
|               | HCD        | HC  |         |  |
| 31:11         | /          | /   | 0x00    | Reserved   |
| 10            | R/W        | R   | 0x0     | <p>RemoteWakeupEnable</p> <p>This bit is used by HCD to enable or disable the remote wakeup feature upon the detection of upstream resume signaling. When this bit is set and the <b>ResumeDetected</b> bit in <b>HcInterruptStatus</b> is set, a remote wakeup is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.</p>  |
| 9             | R/W        | R/W | 0x0     | <p>RemoteWakeupConnected</p> <p>This bit indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clear the bit upon a hardware reset but does not alter it upon a software reset. Remote wakeup signaling of the host system is host-bus-specific and is not described in this specification.</p> |
| 8             | R/W        | R   | 0x0     | <p>InterruptRouting</p> <p>This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupt are routed to the normal host bus interrupt mechanism. If set interrupts are routed to the System Management Interrupt.</p>  |

|     |                |     |     |  |     |          |     |           |     |                |     |            |
|-----|----------------|-----|-----|--|-----|----------|-----|-----------|-----|----------------|-----|------------|
|     |                |     |     | HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.   |     |          |     |           |     |                |     |            |
|     |                |     |     | <p>HostControllerFunctionalState for USB</p> <table border="1" style="margin-left: 20px;"> <tr><td>00b</td><td>USBReset</td></tr> <tr><td>01b</td><td>USBResume</td></tr> <tr><td>10b</td><td>USBOperational</td></tr> <tr><td>11b</td><td>USBSuspend</td></tr> </table> <p>A transition to USBOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartOfFrame field of HcInterruptStatus.</p> <p>This field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signal from a downstream port.</p> <p>HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. The latter also resets the Root</p> <p>Hub and asserts subsequent reset signal to downstream ports.</p> | 00b | USBReset | 01b | USBResume | 10b | USBOperational | 11b | USBSuspend |
| 00b | USBReset       |     |     |  |     |          |     |           |     |                |     |            |
| 01b | USBResume      |     |     |  |     |          |     |           |     |                |     |            |
| 10b | USBOperational |     |     |  |     |          |     |           |     |                |     |            |
| 11b | USBSuspend     |     |     |  |     |          |     |           |     |                |     |            |
| 7:6 | R/W            | R/W | 0x0 | <p>BulkListEnable</p> <p>This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If <i>HcBulkCurrentED</i> is pointing to an ED to be removed, HCD must advance the pointer by updating <i>HcBulkCurrentED</i> before re-enabling processing of the list.</p>  |     |          |     |           |     |                |     |            |
| 5   | R/W            | R   | 0x0 | <p>ControlListEnable</p> <p>This bit is set to enable the processing of the Control list in the next Frame. If cleared by HCD, processing of the Control list does not occur after the next SOF. HC must check this bit whenever it determines to process the list. When disabled, HCD may modify the list. If <i>HcControlCurrentED</i> is pointing to an ED to be removed, HCD must advance the pointer by updating <i>HcControlCurrentED</i> before re-enabling processing of the list.</p>   |     |          |     |           |     |                |     |            |
| 4   | R/W            | R   | 0x0 | <p>IsochronousEnable</p> <p>This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If</p>  |     |          |     |           |     |                |     |            |
| 3   | R/W            | R   | 0x0 |  |     |          |     |           |     |                |     |            |

|      |   |   |     | cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists.<br>Setting this bit is guaranteed to take effect in the next Frame (not the current Frame).   |      |   |   |     |   |     |   |     |   |     |
|------|---|---|-----|--|------|---|---|-----|---|-----|---|-----|---|-----|
| 2    | R/W                                     | R | 0x0 | PeriodicListEnable<br><br>This bit is set to enable the processing of periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. HC must check this bit before it starts processing the list.  |      |   |   |     |   |     |   |     |   |     |
| 1:0  | R/W                                     | R | 0x0 | ControlBulkServiceRatio<br><br>This specifies the service ratio between Control and Bulk EDs. Before processing any of the nonperiodic lists, HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs. The internal count will be retained when crossing the frame boundary. In case of reset, HCD is responsible for restoring this value.<br><table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>CBSR</th> <th>No. of Control EDs Over Bulk EDs Served</th> </tr> <tr> <td>0</td> <td>1:1</td> </tr> <tr> <td>1</td> <td>2:1</td> </tr> <tr> <td>2</td> <td>3:1</td> </tr> <tr> <td>3</td> <td>4:1</td> </tr> </table> The default value is 0x0. | CBSR | No. of Control EDs Over Bulk EDs Served | 0 | 1:1 | 1 | 2:1 | 2 | 3:1 | 3 | 4:1 |
| CBSR | No. of Control EDs Over Bulk EDs Served |   |     |  |      |   |   |     |   |     |   |     |   |     |
| 0    | 1:1                                     |   |     |  |      |   |   |     |   |     |   |     |   |     |
| 1    | 2:1                                     |   |     |  |      |   |   |     |   |     |   |     |   |     |
| 2    | 3:1                                     |   |     |  |      |   |   |     |   |     |   |     |   |     |
| 3    | 4:1                                     |   |     |  |      |   |   |     |   |     |   |     |   |     |

## HcCommandStatus Register

| Offset: 0x408 |            |     | Register Name: HcCommandStatus<br>Default Value: 0x0 |  |
|---------------|------------|-----|--|--|
| Bit           | Read/Write |     | Default  | Description  |
|               | HCD        | HC  |  |  |
| 31:18         | /          | /   | 0x0  | Reserved   |
| 17:16         | R          | R/W | 0x0  | SchedulingOverrunCount<br><br>These bits are incremented on each scheduling overrun error. It is initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if <b>SchedulingOverrun</b> in <i>HcInterruptStatus</i> has already been set. This is used by HCD to monitor any persistent scheduling problem. |
| 15:4          | /          | /   | 0x0  | Reserved   |
| 3             | R/W        | R/W | 0x0  | OwnershipChangeRequest<br><br>This bit is set by an OS HCD to request a change of control of the HC. When set HC will set the <b>OwnershipChange</b> field in  |

|   |     |     |     |  |
|---|-----|-----|-----|--|
|   |     |     |     | <i>HcInterruptStatus</i> . After the changeover, this bit is cleared and remains so until the next request from OS HCD.  |
| 2 | R/W | R/W | 0x0 | <p><b>BulkListFilled</b><br/> This bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.</p> <p>When HC begins to process the head of the Bulk list, it checks BLF. As long as <b>BulkListFilled</b> is 0, HC will not start processing the Bulk list. If <b>BulkListFilled</b> is 1, HC will start processing the Bulk list and will set BF to 0. If HC finds a TD on the list, then HC will set <b>BulkListFilled</b> to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set <b>BulkListFilled</b>, then <b>BulkListFilled</b> will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.</p>  |
| 1 | R/W | R/W | 0x0 | <p><b>ControlListFilled</b><br/> This bit is used to indicate whether there are any TDs on the Control list. It is set by HCD whenever it adds a TD to an ED in the Control list.</p> <p>When HC begins to process the head of the Control list, it checks CLF. As long as <b>ControlListFilled</b> is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set <b>ControlListFilled</b> to 0. If HC finds a TD on the list, then HC will set <b>ControlListFilled</b> to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set <b>ControlListFilled</b>, then <b>ControlListFilled</b> will still be 0 when HC completes processing the Control list and Control list processing will stop.</p> |
| 0 | R/W | R/E | 0x0 | <p><b>HostControllerReset</b><br/> This bit is by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USBSuspend state in which most of the operational registers are reset except those stated otherwise; e.g., the InterruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 ms. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.</p>   |

## HcInterruptStatus Register

|               |   |
|---------------|---|
| Offset: 0x40c | Register Name: HcInterruptStatus<br>Default Value: 0x00 |
|---------------|---|

| Bit  | Read/Write |     | Default     | Description  |
|------|------------|-----|-------------|--|
|      | HCD        | HC  |             |  |
| 31:7 | /          | /   | 0x0         | Reserved   |
| 6    | R/W        | R/W | 0x0<br>0x1? | RootHubStatusChange<br>This bit is set when the content of <i>HcRhStatus</i> or the content of any of <i>HcRhPortStatus[NumberOfDownstreamPort]</i> has changed.   |
| 5    | R/W        | R/W | 0x0         | FrameNumberOverflow<br>This bit is set when the MSb of <i>HcFmNumber</i> (bit 15) changes value, from 0 to 1 or from 1 to 0, and after <i>HccaFrameNumber</i> has been updated.  |
| 4    | R/W        | R/W | 0x0         | UnrecoverableError<br>This bit is set when HC detects a system error not related to USB. HC should not proceed with any processing nor signaling before the system error has been corrected. HCD clears this bit after HC has been reset.  |
| 3    | R/W        | R/W | 0x0         | ResumeDetected<br>This bit is set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the USBRseume state.                                     |
| 2    | R/W        | R/W | 0x0         | StartofFrame<br>This bit is set by HC at each start of frame and after the update of <i>HccaFrameNumber</i> . HC also generates a SOF token at the same time.  |
| 1    | R/W        | R/W | 0x0         | WritebackDoneHead<br>This bit is set immediately after HC has written <i>HcDoneHead</i> to <i>HccaDoneHead</i> . Further updates of the <i>HccaDoneHead</i> will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of <i>HccaDoneHead</i> . |
| 0    | R/W        | R/W | 0x0         | SchedulingOverrun<br>This bit is set when the USB schedule for the current Frame overruns and after the update of <i>HccaFrameNumber</i> . A scheduling overrun will also cause the <b>SchedulingOverrunCount</b> of <i>HcCommandStatus</i> to be Incremented.                                     |

## HcInterruptEnable Register

| Offset: 0x410 |            |    | Register Name: HcInterruptEnable Register<br>Default Value: 0x0 |                       |
|---------------|------------|----|---|-----------------------|
| Bit           | Read/Write |    | Default   | Description           |
|               | HCD        | HC |   |                       |
| 31            | R/W        | R  | 0x0   | MasterInterruptEnable |

|      |  |   |     |  |   |         |   |  |
|------|--|---|-----|--|---|---------|---|--|
|      |  |   |     | A '0' written to this field is ignored by HC. A '1' written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as Master Interrupt Enable. |   |         |   |  |
| 30:7 | /  | / | 0x0 | Reserved   |   |         |   |  |
| 6    | R/W  | R | 0x0 | <p>RootHubStatusChange Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Root Hub Status Change;</td></tr> </table>               | 0 | Ignore; | 1 | Enable interrupt generation due to Root Hub Status Change; |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Root Hub Status Change; |   |     |  |   |         |   |  |
| 5    | R/W  | R | 0x0 | <p>FrameNumberOverflow Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Frame Number Over Flow;</td></tr> </table>               | 0 | Ignore; | 1 | Enable interrupt generation due to Frame Number Over Flow; |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Frame Number Over Flow; |   |     |  |   |         |   |  |
| 4    | R/W  | R | 0x0 | <p>UnrecoverableError Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Unrecoverable Error;</td></tr> </table>                   | 0 | Ignore; | 1 | Enable interrupt generation due to Unrecoverable Error;    |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Unrecoverable Error;    |   |     |  |   |         |   |  |
| 3    | R/W  | R | 0x0 | <p>ResumeDetected Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Resume Detected;</td></tr> </table>                           | 0 | Ignore; | 1 | Enable interrupt generation due to Resume Detected;        |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Resume Detected;        |   |     |  |   |         |   |  |
| 2    | R/W  | R | 0x0 | <p>StartofFrame Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Start of Flame;</td></tr> </table>                              | 0 | Ignore; | 1 | Enable interrupt generation due to Start of Flame;         |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Start of Flame;         |   |     |  |   |         |   |  |
| 1    | R/W  | R | 0x0 | <p>WritebackDoneHead Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Write back Done Head;</td></tr> </table>                   | 0 | Ignore; | 1 | Enable interrupt generation due to Write back Done Head;   |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Write back Done Head;   |   |     |  |   |         |   |  |
| 0    | R/W  | R | 0x0 | <p>SchedulingOverrun Interrupt Enable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Enable interrupt generation due to Scheduling Overrun;</td></tr> </table>                     | 0 | Ignore; | 1 | Enable interrupt generation due to Scheduling Overrun;     |
| 0    | Ignore;  |   |     |  |   |         |   |  |
| 1    | Enable interrupt generation due to Scheduling Overrun;     |   |     |  |   |         |   |  |

## HCIInterruptDisable Register

| Offset: 0x414 |            |    |         | Register Name: HCIInterruptDisable Register<br>Default Value: 0x0  |
|---------------|------------|----|---------|--|
| Bit           | Read/Write |    | Default | Description  |
|               | HCD        | HC |         |  |
| 31            | R/W        | R  | 0x0     | <p>MasterInterruptEnable</p> <p>A written '0' to this field is ignored by HC. A '1' written to this field disables interrupt generation due events specified in the other bits of this register. This field is set after a hardware or</p> |

|      |   |   |      |  |   |         |   |   |
|------|---|---|------|--|---|---------|---|---|
|      |   |   |      | software reset.  |   |         |   |   |
| 30:7 | /   | / | 0x00 | Reserved   |   |         |   |   |
| 6    | R/W   | R | 0x0  | <p>RootHubStatusChange Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Root Hub Status Change;</td></tr> </table> | 0 | Ignore; | 1 | Disable interrupt generation due to Root Hub Status Change; |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Root Hub Status Change; |   |      |  |   |         |   |   |
| 5    | R/W   | R | 0x0  | <p>FrameNumberOverflow Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Frame Number Over Flow;</td></tr> </table> | 0 | Ignore; | 1 | Disable interrupt generation due to Frame Number Over Flow; |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Frame Number Over Flow; |   |      |  |   |         |   |   |
| 4    | R/W   | R | 0x0  | <p>UnrecoverableError Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Unrecoverable Error;</td></tr> </table>     | 0 | Ignore; | 1 | Disable interrupt generation due to Unrecoverable Error;    |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Unrecoverable Error;    |   |      |  |   |         |   |   |
| 3    | R/W   | R | 0x0  | <p>ResumeDetected Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Resume Detected;</td></tr> </table>             | 0 | Ignore; | 1 | Disable interrupt generation due to Resume Detected;        |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Resume Detected;        |   |      |  |   |         |   |   |
| 2    | R/W   | R | 0x0  | <p>StartofFrame Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Start of Flame;</td></tr> </table>                | 0 | Ignore; | 1 | Disable interrupt generation due to Start of Flame;         |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Start of Flame;         |   |      |  |   |         |   |   |
| 1    | R/W   | R | 0x0  | <p>WritebackDoneHead Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Write back Done Head;</td></tr> </table>     | 0 | Ignore; | 1 | Disable interrupt generation due to Write back Done Head;   |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Write back Done Head;   |   |      |  |   |         |   |   |
| 0    | R/w   | R | 0x0  | <p>SchedulingOverrun Interrupt Disable</p> <table border="1"> <tr> <td>0</td><td>Ignore;</td></tr> <tr> <td>1</td><td>Disable interrupt generation due to Scheduling Overrun;</td></tr> </table>       | 0 | Ignore; | 1 | Disable interrupt generation due to Scheduling Overrun;     |
| 0    | Ignore;   |   |      |  |   |         |   |   |
| 1    | Disable interrupt generation due to Scheduling Overrun;     |   |      |  |   |         |   |   |

## HcHCCA Register

| Offset: 0x418 |            |    |         | Register Name: HcHCCA<br>Default Value: 0x0   |
|---------------|------------|----|---------|---|
| Bit           | Read/Write |    | Default | Description   |
|               | HCD        | HC |         |   |
| 31:8          | R/W        | R  | 0x0     | <p>HCCA[31:8]</p> <p>This is the base address of the Host Controller Communication Area. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.</p> |
| 7:0           | R          | R  | 0x0     | <p>HCCA[7:0]</p> <p>The alignment restriction in HcHCCA register is evaluated by examining the number of zeros in the lower order bits. The</p>   |

|  |  |  |  |   |
|--|--|--|--|---|
|  |  |  |  | minimum alignment is 256 bytes, therefore, bits 0 through 7 must always return 0 when read. |
|--|--|--|--|---|

## HcPeriodCurrentED Register

| Offset: 0x41c |            |     |         | Register Name: HcPeriodCurrentED(PCED)<br>Default Value: 0x0   |
|---------------|------------|-----|---------|--|
| Bit           | Read/Write |     | Default | Description  |
|               | HCD        | HC  |         |  |
| 31:4          | R          | R/W | 0x0     | PCED[31:4]<br>This is used by HC to point to the head of one of the Periodic ED list which will be processed in the current Frame. The content of this register is updated by HC after a periodic ED has been processed. HCD may read the content in determining which ED is currently being processed at the time of reading. |
| 3:0           | R          | R   | 0x0     | PCED[3:0]<br>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.   |

## HcControlHeadED Register

| Offset: 0x420 |            |    |         | Register Name: HcControlHeadED[CHED]<br>Default Value: 0x0  |
|---------------|------------|----|---------|---|
| Bit           | Read/Write |    | Default | Description   |
|               | HCD        | HC |         |   |
| 31:4          | R/W        | R  | 0x0     | EHCD[31:4]<br>The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list. HC traverse the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC. |
| 3:0           | R          | R  | 0x0     | EHCD[3:0]<br>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.  |

## HcControlCurrentED Register

| Offset: 0x424 |            |         | Register Name: HcControlCurrentED[CCED]<br>Default Value: 0x0 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
|               |            |         |   |

|      | HCD | HC  |     |  |
|------|-----|-----|-----|--|
| 31:4 | R/W | R/W | 0x0 | <p><b>CCED[31:4]</b></p> <p>The pointer is advanced to the next ED after serving the present one. HC will continue processing the list from where it left off in the last Frame. When it reaches the end of the Control list, HC checks the ControlListFilled of in HcCommandStatus. If set, it copies the content of HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it does nothing.</p> <p>HCD is allowed to modify this register only when the ControlListEnable of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.</p> |
| 3:0  | R   | R   | 0x0 | <p><b>CCED[3:0]</b></p> <p>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</p>   |

## HcBulkHeadED Register

| Offset: 0x428 |            |    |         | Register Name: HcBulkHeadED[BHED]<br>Default Value: 0x0  |
|---------------|------------|----|---------|--|
| Bit           | Read/Write |    | Default | Description  |
|               | HCD        | HC |         |  |
| 31:4          | R/W        | R  | 0x0     | <p><b>BHED[31:4]</b></p> <p>The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list. HC traverses the Bulk list starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of HC.</p> |
| 3:0           | R          | R  | 0x0     | <p><b>BHED[3:0]</b></p> <p>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</p>   |

## HcBulkCurrentED Register

| Offset: 0x42c |            |     |         | Register Name: HcBulkCurrentED [BCED]<br>Default Value: 0x00   |
|---------------|------------|-----|---------|--|
| Bit           | Read/Write |     | Default | Description  |
|               | HCD        | HC  |         |  |
| 31:4          | R/W        | R/W | 0x0     | <p><b>BulkCurrentED[31:4]</b></p> <p>This is advanced to the next ED after the HC has served the</p> |

|     |   |   |     |  |
|-----|---|---|-----|--|
|     |   |   |     | present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, HC checks the <b>ControlListFilled</b> of <i>HcControl</i> . If set, it copies the content of <i>HcBulkHeadED</i> to <i>HcBulkCurrentED</i> and clears the bit. If it is not set, it does nothing. HCD is only allowed to modify this register when the <b>BulkListEnable</b> of <i>HcControl</i> is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list. |
| 3:0 | R | R | 0x0 | <p><b>BulkCurrentED [3:0]</b><br/>         Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</p>   |

## HcDoneHead Register

| Offset: 0x430 |            |     |         | Register Name: HcDoneHead<br>Default Value: 0x00   |
|---------------|------------|-----|---------|--|
| Bit           | Read/Write |     | Default | Description  |
|               | HCD        | HC  |         |  |
| 31:4          | R          | R/W | 0x0     | <p><b>HcDoneHead[31:4]</b><br/>         When a TD is completed, HC writes the content of <i>HcDoneHead</i> to the NextTD field of the TD. HC then overwrites the content of <i>HcDoneHead</i> with the address of this TD. This is set to zero whenever HC writes the content of this register to HCCA. It also sets the <b>WritebackDoneHead</b> of <i>HcInterruptStatus</i>.</p> |
| 3:0           | R          | R   | 0x0     | <p><b>HcDoneHead[3:0]</b><br/>         Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</p>   |

## HcFmInterval Register

| Offset: 0x434 |            |    |         | Register Name: HcFmInterval Register<br>Default Value: 0x2EDF   |
|---------------|------------|----|---------|---|
| Bit           | Read/Write |    | Default | Description   |
|               | HCD        | HC |         |   |
| 31            | R/W        | R  | 0x0     | <p><b>FrameIntervalToggler</b><br/>         HCD toggles this bit whenever it loads a new value to <b>FrameInterval</b>.</p> |
| 30:16         | R/W        | R  | 0x0     | <b>FSLargestDataPacket</b>  |

|       |     |   |        |  |
|-------|-----|---|--------|--|
|       |     |   |        | This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.  |
| 15:14 | /   | / | 0x0    | Reserved   |
| 13:0  | R/W | R | 0x2edf | <p><b>FrameInterval</b></p> <p>This specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. HCD should store the current value of this field before resetting HC. By setting the <b>HostControllerReset</b> field of <i>HcCommandStatus</i> as this will cause the HC to reset this field to its nominal value. HCD may choose to restore the stored value upon the completion of the Reset sequence.</p> |

## HcFmRemaining Register

| Offset: 0x438 |            |     |         | Register Name: HcFmRemaining<br>Default Value: 0x0  |
|---------------|------------|-----|---------|---|
| Bit           | Read/Write |     | Default | Description   |
|               | HCD        | HC  |         |   |
| 31            | R          | R/W | 0x0     | <p><b>FrameRemaining Toggle</b></p> <p>This bit is loaded from the <b>FrameIntervalToggle</b> field of <i>HcFmInterval</i> whenever <b>FrameRemaining</b> reaches 0. This bit is used by HCD for the synchronization between <b>FrameInterval</b> and <b>FrameRemaining</b>.</p>  |
| 30:14         | /          | /   | 0x0     | Reserved  |
| 13:0          | R          | RW  | 0x0     | <p><b>FramRemaining</b></p> <p>This counter is decremented at each bit time. When it reaches zero, it is reset by loading the FrameInterval value specified in <i>HcFmInterval</i> at the next bit time boundary. When entering the USBOPERATIONAL state, HC re-loads the content with the FrameInterval of <i>HcFmInterval</i> and uses the updated value from the next SOF.</p> |

## HcFmNumber Register

| Offset: 0x43c |            |    |         | Register Name: HcFmNumber<br>Default Value: 0x0 |
|---------------|------------|----|---------|---|
| Bit           | Read/Write |    | Default | Description                                     |
|               | HCD        | HC |         |   |
| 31:16         |            |    |         | Reserved  |

|      |   |     |     |   |
|------|---|-----|-----|---|
| 15:0 | R | R/W | 0x0 | FrameNumber<br><br>This is incremented when <i>HcFmRemaining</i> is re-loaded. It will be rolled over to 0x0 after 0xffff. When entering the USBOPERATIONAL state, this will be incremented automatically. The content will be written to HCCA after HC has incremented the <b>FrameNumber</b> at each frame boundary and sent a SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the <b>StartofFrame</b> in <i>HcInterruptStatus</i> . |
|------|---|-----|-----|---|

## HcPeriodicStart Register

| Offset: 0x440 |            |    |         | Register Name: HcPeriodicStatus<br><br>Default Value: 0x0   |
|---------------|------------|----|---------|---|
| Bit           | Read/Write |    | Default | Description   |
|               | HCD        | HC |         |   |
| 31:14         |            |    |         | Reserved  |
| 13:0          | R/W        | R  | 0x0     | PeriodicStart<br><br>After a hardware reset, this field is cleared. This is then set by HCD during the HC initialization. The value is calculated roughly as 10% off from <i>HcFmInterval</i> . A typical value will be 0x2A3F (0x3e67??). When <i>HcFmRemaining</i> reaches the value specified, processing of the periodic lists will have priority over Control/Bulk processing. HC will therefore start processing the Interrupt list after completing the current Control or Bulk transaction that is in progress. |

## HcLSThreshold Register

| Offset: 0x444 |            |    |         | Register Name: HcLSThreshold<br><br>Default Value: 0x0628  |
|---------------|------------|----|---------|--|
| Bit           | Read/Write |    | Default | Description  |
|               | HCD        | HC |         |  |
| 31:12         |            |    |         | Reserved   |
| 11:0          | R/W        | R  | 0x0628  | LSThreshold<br><br>This field contains a value which is compared to the <b>FrameRemaining</b> field prior to initiating a Low Speed transaction. The transaction is started only if <b>FrameRemaining</b> <sup>3</sup> this field. The value is calculated by HCD with the consideration of transmission and setup overhead. |

## HcRhDescriptorA Register

| Offset: 0x448 |   |    |         | Register Name: HcRhDescriptorA<br>Default Value:   |   |  |   |   |
|---------------|---|----|---------|--|---|--|---|---|
| Bit           | Read/Write  |    | Default | Description  |   |  |   |   |
|               | HCD   | HC |         |  |   |  |   |   |
| 31:24         | R/W   | R  | 0x2     | <p>PowerOnToPowerGoodTime[POTPGT]</p> <p>This byte specifies the duration HCD has to wait before accessing a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms. The duration is calculated as POTPGT * 2ms.</p>   |   |  |   |   |
| 23:13         |   |    |         | Reserved   |   |  |   |   |
| 12            | R/W   | R  | 1       | <p>NoOverCurrentProtection</p> <p>This bit describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the <b>OverCurrentProtectionMode</b> field specifies global or per-port reporting.</p> <table border="1"> <tr> <td>0</td><td>Over-current status is reported collectively for all downstream ports.</td></tr> <tr> <td>1</td><td>No overcurrent protection supported.</td></tr> </table>  | 0 | Over-current status is reported collectively for all downstream ports. | 1 | No overcurrent protection supported.  |
| 0             | Over-current status is reported collectively for all downstream ports.  |    |         |  |   |  |   |   |
| 1             | No overcurrent protection supported.  |    |         |  |   |  |   |   |
| 11            | R/W   | R  | 0       | <p>OverCurrentProtectionMode</p> <p>This bit describes how the overcurrent status for the Root Hub ports are reported. At reset, these fields should reflect the same mode as <b>PowerSwitchingMode</b>. This field is valid only if the <b>NoOverCurrentProtection</b> field is cleared.</p> <table border="1"> <tr> <td>0</td><td>Over-current status is reported collectively for all downstream ports.</td></tr> <tr> <td>1</td><td>Over-current status is reported on per-port basis.</td></tr> </table>  | 0 | Over-current status is reported collectively for all downstream ports. | 1 | Over-current status is reported on per-port basis.  |
| 0             | Over-current status is reported collectively for all downstream ports.  |    |         |  |   |  |   |   |
| 1             | Over-current status is reported on per-port basis.  |    |         |  |   |  |   |   |
| 10            | R   | R  | 0x0     | <p>Device Type</p> <p>This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.</p>   |   |  |   |   |
| 9             | R/W   | R  | 1       | <p>PowerSwitchingMode</p> <p>This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the <b>NoPowerSwitching</b> field is cleared.</p> <table border="1"> <tr> <td>0</td><td>All ports are powered at the same time.</td></tr> <tr> <td>1</td><td>Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the <b>PortPowerControlMask</b> bit is set, the port responds only to port power commands (<b>Set/ClearPortPower</b>). If the port mask is cleared, then the port is controlled only by the global power switch</td></tr> </table> | 0 | All ports are powered at the same time.                                | 1 | Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the <b>PortPowerControlMask</b> bit is set, the port responds only to port power commands ( <b>Set/ClearPortPower</b> ). If the port mask is cleared, then the port is controlled only by the global power switch |
| 0             | All ports are powered at the same time.   |    |         |  |   |  |   |   |
| 1             | Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the <b>PortPowerControlMask</b> bit is set, the port responds only to port power commands ( <b>Set/ClearPortPower</b> ). If the port mask is cleared, then the port is controlled only by the global power switch |    |         |  |   |  |   |   |

|     |     |   |      |   |                         |
|-----|-----|---|------|---|-------------------------|
|     |     |   |      |   | (Set/ClearGlobalPower). |
| 8   | R/W | R | 0    | NoPowerSwithcing<br><br>These bits are used to specify whether power switching is supported or ports are always powered. It is implementation-specific. When this bit is cleared, the <b>PowerSwitchingMode</b> specifies global or per-port switching. |                         |
| 7:0 | R   | R | 0x01 | NumberDownstreamPorts<br><br>These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. The minimum number of ports is 1. The maximum number of ports supported.                                       |                         |

## HcRhDescriptorB Register

| Offset: 0x44c |                                |    | Register Name: HcRhDescriptorB Register<br>Default Value: |  |      |          |      |                               |      |                               |     |  |       |                                |  |
|---------------|--------------------------------|----|---|--|------|----------|------|-------------------------------|------|-------------------------------|-----|--|-------|--------------------------------|--|
| Bit           | Read/Write                     |    | Default   | Description  |      |          |      |                               |      |                               |     |  |       |                                |  |
|               | HCD                            | HC |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| 31:16         | R/W                            | R  | 0x0   | PortPowerControlMask<br><br>Each bit indicates if a port is affected by a global power control command when <b>PowerSwitchingMode</b> is set. When set, the port's power state is only affected by per-port power control ( <b>Set/ClearPortPower</b> ). When cleared, the port is controlled by the global power switch ( <b>Set/ClearGlobalPower</b> ). If the device is configured to global switching mode ( <b>PowerSwitchingMode</b> = 0 ), this field is not valid.<br><br><table border="1"> <tr> <td>Bit0</td> <td>Reserved</td> </tr> <tr> <td>Bit1</td> <td>Ganged-power mask on Port #1.</td> </tr> <tr> <td>Bit2</td> <td>Ganged-power mask on Port #2.</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>Bit15</td> <td>Ganged-power mask on Port #15.</td> </tr> </table> | Bit0 | Reserved | Bit1 | Ganged-power mask on Port #1. | Bit2 | Ganged-power mask on Port #2. | ... |  | Bit15 | Ganged-power mask on Port #15. |  |
| Bit0          | Reserved                       |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit1          | Ganged-power mask on Port #1.  |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit2          | Ganged-power mask on Port #2.  |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| ...           |                                |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit15         | Ganged-power mask on Port #15. |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| 15:0          | R/W                            | R  | 0x0   | DeviceRemovable<br><br>Each bit is dedicated to a port of the Root Hub. When cleared, the attached device is removable. When set, the attached device is not removable.<br><br><table border="1"> <tr> <td>Bit0</td> <td>Reserved</td> </tr> <tr> <td>Bit1</td> <td>Device attached to Port #1.</td> </tr> <tr> <td>Bit2</td> <td>Device attached to Port #2.</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>Bit15</td> <td>Device attached to Port #15.</td> </tr> </table>  | Bit0 | Reserved | Bit1 | Device attached to Port #1.   | Bit2 | Device attached to Port #2.   | ... |  | Bit15 | Device attached to Port #15.   |  |
| Bit0          | Reserved                       |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit1          | Device attached to Port #1.    |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit2          | Device attached to Port #2.    |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| ...           |                                |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |
| Bit15         | Device attached to Port #15.   |    |   |  |      |          |      |                               |      |                               |     |  |       |                                |  |

## HcRhStatus Register

| Offset: 0x450 |  |     |         | Register Name: HcRhStatus Register<br>Default Value:  |   |  |   |  |
|---------------|--|-----|---------|---|---|--|---|--|
| Bit           | Read/Write   |     | Default | Description   |   |  |   |  |
|               | HCD  | HC  |         |   |   |  |   |  |
| 31            | W  | R   | 0       | (write)ClearRemoteWakeupEnable<br>Write a '1' clears <b>DeviceRemoteWakeupEnable</b> . Write a '0' has no effect.   |   |  |   |  |
| 30:18         | /  | /   | 0x0     | Reserved  |   |  |   |  |
| 17            | R/W  | R   | 0       | OverCurrentIndicatorChange<br>This bit is set by hardware when a change has occurred to the <b>OverCurrentIndicator</b> field of this register. The HCD clears this bit by writing a '1'. Writing a '0' has no effect.  |   |  |   |  |
| 16            | R/W  | R   | 0x0     | (read)LocalPowerStartusChange<br>The Root Hub does not support the local power status features, thus, this bit is always read as '0'.<br>(write)SetGlobalPower<br>In global power mode ( <b>PowerSwitchingMode</b> =0), This bit is written to '1' to turn on power to all ports (clear <b>PortPowerStatus</b> ). In per-port power mode, it sets <b>PortPowerStatus</b> only on ports whose <b>PortPowerControlMask</b> bit is not set. Writing a '0' has no effect.   |   |  |   |  |
| 15            | R/W  | R   | 0x0     | (read)DeviceRemoteWakeupEnable<br>This bit enables a <b>ConnectStatusChange</b> bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the <b>ResumeDetected</b> interrupt.<br><table border="1" data-bbox="539 1358 1262 1448"> <tr> <td>0</td><td><b>ConnectStatusChange</b> is not a remote wakeup event.</td></tr> <tr> <td>1</td><td><b>ConnectStatusChange</b> is a remote wakeup event.</td></tr> </table><br>(write)SetRemoteWakeupEnable<br>Writing a '1' sets DeviceRemoveWakeupEnable. Writing a '0' has no effect. | 0 | <b>ConnectStatusChange</b> is not a remote wakeup event. | 1 | <b>ConnectStatusChange</b> is a remote wakeup event. |
| 0             | <b>ConnectStatusChange</b> is not a remote wakeup event. |     |         |   |   |  |   |  |
| 1             | <b>ConnectStatusChange</b> is a remote wakeup event.     |     |         |   |   |  |   |  |
| 14:2          |  |     |         | Reserved  |   |  |   |  |
| 1             | R  | R/W | 0x0     | OverCurrentIndicator<br>This bit reports overcurrent conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal.<br>If per-port overcurrent protection is implemented this bit is always '0'   |   |  |   |  |
| 0             | R/W  | R   | 0x0     | (Read)LocalPowerStatus<br>When read, this bit returns the LocalPowerStatus of the Root Hub. The Root Hub does not support the local power status  |   |  |   |  |

|  |  |  |  |   |
|--|--|--|--|---|
|  |  |  |  | feature; thus, this bit is always read as '0'.<br><br>(Write)ClearGlobalPower<br>When write, this bit is operated as the ClearGlobalPower. In global power mode ( <b>PowerSwitchingMode</b> =0), This bit is written to '1' to turn off power to all ports (clear <b>PortPowerStatus</b> ). In per-port power mode, it clears <b>PortPowerStatus</b> only on ports whose <b>PortPowerControlMask</b> bit is not set. Writing a '0' has no effect. |
|--|--|--|--|---|

## HcRhPortStatus Register

| Offset: 0x454 |                                       |     |         | Register Name: HcRhPortStatus<br>Default Value: 0x100   |   |                                       |   |                                      |
|---------------|---------------------------------------|-----|---------|---|---|---------------------------------------|---|--------------------------------------|
| Bit           | Read/Write                            |     | Default | Description   |   |                                       |   |                                      |
|               | HCD                                   | HC  |         |   |   |                                       |   |                                      |
| 31:21         | /                                     | /   | 0x0     | Reserved  |   |                                       |   |                                      |
| 20            | R/W                                   | R/W | 0x0     | <p>PortResetStatusChange<br/>This bit is set at the end of the 10-ms port reset signal. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.</p> <table border="1"> <tr> <td>0</td><td>port reset is not complete</td></tr> <tr> <td>1</td><td>port reset is complete</td></tr> </table>  | 0 | port reset is not complete            | 1 | port reset is complete               |
| 0             | port reset is not complete            |     |         |   |   |                                       |   |                                      |
| 1             | port reset is complete                |     |         |   |   |                                       |   |                                      |
| 19            | R/W                                   | R/W | 0x0     | <p>PortOverCurrentIndicatorChange<br/>This bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the <b>PortOverCurrentIndicator</b> bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.</p> <table border="1"> <tr> <td>0</td><td>no change in PortOverCurrentIndicator</td></tr> <tr> <td>1</td><td>PortOverCurrentIndicator has changed</td></tr> </table>               | 0 | no change in PortOverCurrentIndicator | 1 | PortOverCurrentIndicator has changed |
| 0             | no change in PortOverCurrentIndicator |     |         |   |   |                                       |   |                                      |
| 1             | PortOverCurrentIndicator has changed  |     |         |   |   |                                       |   |                                      |
| 18            | R/W                                   | R/W | 0x0     | <p>PortSuspendStatusChange<br/>This bit is set when the full resume sequence has been completed. This sequence includes the 20-s resume pulse, LS EOP, and 3-ms resynchronization delay. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. This bit is also cleared when <b>ResetStatusChange</b> is set.</p> <table border="1"> <tr> <td>0</td><td>resume is not completed</td></tr> <tr> <td>1</td><td>resume completed</td></tr> </table> | 0 | resume is not completed               | 1 | resume completed                     |
| 0             | resume is not completed               |     |         |   |   |                                       |   |                                      |
| 1             | resume completed                      |     |         |   |   |                                       |   |                                      |
| 17            | R/W                                   | R/W | 0x0     | <p>PortEnableStatusChange<br/>This bit is set when hardware events cause the <b>PortEnableStatus</b> bit to be cleared. Changes from HCD writes do not set this bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.</p> <table border="1"> <tr> <td>0</td><td>no change in PortEnableStatus</td></tr> <tr> <td>1</td><td>change in PortEnableStatus</td></tr> </table>  | 0 | no change in PortEnableStatus         | 1 | change in PortEnableStatus           |
| 0             | no change in PortEnableStatus         |     |         |   |   |                                       |   |                                      |
| 1             | change in PortEnableStatus            |     |         |   |   |                                       |   |                                      |

|       |                               |     |     |  |   |                               |   |                            |
|-------|-------------------------------|-----|-----|--|---|-------------------------------|---|----------------------------|
|       |                               |     |     | ConnectStatusChange<br><br>This bit is set whenever a connect or disconnect event occurs. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.<br><br>If<br><br><b>CurrentConnectStatus</b> is cleared when a <b>SetPortReset</b> , <b>SetPortEnable</b> , or <b>SetPortSuspend</b> write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected.  |   |                               |   |                            |
| 16    | R/W                           | R/W | 0x0 | <table border="1"><tr><td>0</td><td>no change in PortEnableStatus</td></tr><tr><td>1</td><td>change in PortEnableStatus</td></tr></table><br><br>Note: If the <b>DeviceRemovable[NDP]</b> bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.  | 0 | no change in PortEnableStatus | 1 | change in PortEnableStatus |
| 0     | no change in PortEnableStatus |     |     |  |   |                               |   |                            |
| 1     | change in PortEnableStatus    |     |     |  |   |                               |   |                            |
| 15:10 | /                             | /   | 0x0 | Reserved   |   |                               |   |                            |
| 9     | R/W                           | R/W | -   | (read)LowSpeedDeviceAttached<br><br>This bit indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the <b>CurrentConnectStatus</b> is set.<br><br><table border="1"><tr><td>0</td><td>full speed device attached</td></tr><tr><td>1</td><td>low speed device attached</td></tr></table><br>(write)ClearPortPower<br><br>The HCD clears the <b>PortPowerStatus</b> bit by writing a '1' to this bit. Writing a '0' has no effect.   | 0 | full speed device attached    | 1 | low speed device attached  |
| 0     | full speed device attached    |     |     |  |   |                               |   |                            |
| 1     | low speed device attached     |     |     |  |   |                               |   |                            |
| 8     | R/W                           | R/W | 0x1 | (read)PortPowerStatus<br><br>This bit reflects the port's power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing <b>SetPortPower</b> or <b>SetGlobalPower</b> . HCD clears this bit by writing <b>ClearPortPower</b> or <b>ClearGlobalPower</b> . Which power control switches are enabled is determined by <b>PowerSwitchingMode</b> and <b>PortPortControlMask[NumberDownstreamPort]</b> . In global switching mode( <b>PowerSwitchingMode=0</b> ), only <b>Set/ClearGlobalPower</b> controls this bit. In per-port power switching ( <b>PowerSwitchingMode=1</b> ), if the <b>PortPowerControlMask[NDP]</b> bit for the port is set, only <b>Set/ClearPortPower</b> commands are enabled. If the mask is not set, only <b>Set/ClearGlobalPower</b> commands are enabled. When |   |                               |   |                            |

|     |                                 |     |     |   |   |                                 |   |                                 |
|-----|---------------------------------|-----|-----|---|---|---------------------------------|---|---------------------------------|
|     |                                 |     |     | <p>port power is disabled, <b>CurrentConnectStatus</b>, <b>PortEnableStatus</b>, <b>PortSuspendStatus</b>, and <b>PortResetStatus</b> should be reset.</p> <table border="1"> <tr> <td>0</td><td>port power is off</td></tr> <tr> <td>1</td><td>port power is on</td></tr> </table> <p>(write)SetPortPower</p> <p>The HCD writes a '1' to set the <b>PortPowerStatus</b> bit. Writing a '0' has no effect.</p> <p>Note: This bit is always reads '1b' if power switching is not supported.</p>  | 0 | port power is off               | 1 | port power is on                |
| 0   | port power is off               |     |     |   |   |                                 |   |                                 |
| 1   | port power is on                |     |     |   |   |                                 |   |                                 |
| 7:5 | /                               | /   | 0x0 | Reserved  |   |                                 |   |                                 |
| 4   | R/W                             | R/W | 0x0 | <p>(read)PortResetStatus</p> <p>When this bit is set by a write to <b>SetPortReset</b>, port reset signaling is asserted. When reset is completed, this bit is cleared when <b>PortResetStatusChange</b> is set. This bit cannot be set if <b>CurrentConnectStatus</b> is cleared.</p> <table border="1"> <tr> <td>0</td><td>port reset signal is not active</td></tr> <tr> <td>1</td><td>port reset signal is active</td></tr> </table> <p>(write)SetPortReset</p> <p>The HCD sets the port reset signaling by writing a '1' to this bit. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortResetStatus</b>, but instead sets <b>ConnectStatusChange</b>. This informs the driver that it attempted to reset a disconnected port.</p> | 0 | port reset signal is not active | 1 | port reset signal is active     |
| 0   | port reset signal is not active |     |     |   |   |                                 |   |                                 |
| 1   | port reset signal is active     |     |     |   |   |                                 |   |                                 |
| 3   | R/W                             | R/W | 0x0 | <p>(read)PortOverCurrentIndicator</p> <p>This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to 0. If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal.</p> <table border="1"> <tr> <td>0</td><td>no overcurrent condition.</td></tr> <tr> <td>1</td><td>overcurrent condition detected.</td></tr> </table> <p>(write)ClearSuspendStatus</p> <p>The HCD writes a '1' to initiate a resume. Writing a '0' has no effect. A resume is initiated only if <b>PortSuspendStatus</b> is set.</p>                            | 0 | no overcurrent condition.       | 1 | overcurrent condition detected. |
| 0   | no overcurrent condition.       |     |     |   |   |                                 |   |                                 |
| 1   | overcurrent condition detected. |     |     |   |   |                                 |   |                                 |
| 2   | R/W                             | R/W | 0x0 | <p>(read)PortSuspendStatus</p> <p>This bit indicates the port is suspended or in the resume sequence. It is set by a <b>SetSuspendState</b> write and cleared</p>   |   |                                 |   |                                 |

|   |                       |     |     |  |   |                       |   |                   |
|---|-----------------------|-----|-----|--|---|-----------------------|---|-------------------|
|   |                       |     |     | <p>when</p> <p><b>PortSuspendStatusChange</b> is set at the end of the resume interval. This bit cannot be set if <b>CurrentConnectStatus</b> is cleared. This bit is also cleared when <b>PortResetStatusChange</b> is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC.</p> <table border="1"> <tr> <td>0</td><td>port is not suspended</td></tr> <tr> <td>1</td><td>port is suspended</td></tr> </table> <p>(write)SetPortSuspend</p> <p>The HCD sets the <b>PortSuspendStatus</b> bit by writing a '1' to this bit. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortSuspendStatus</b>; instead it sets <b>ConnectStatusChange</b>. This informs the driver that it attempted to suspend a disconnected port.</p>   | 0 | port is not suspended | 1 | port is suspended |
| 0 | port is not suspended |     |     |  |   |                       |   |                   |
| 1 | port is suspended     |     |     |  |   |                       |   |                   |
| 1 | R/W                   | R/W | 0x0 | <p>(read)PortEnableStatus</p> <p>This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes <b>PortEnabledStatusChange</b> to be set. HCD sets this bit by writing <b>SetPortEnable</b> and clears it by writing <b>ClearPortEnable</b>. This bit cannot be set when <b>CurrentConnectStatus</b> is cleared. This bit is also set, if not already, at the completion of a port reset when <b>ResetStatusChange</b> is set or port suspend when <b>SuspendStatusChange</b> is set.</p> <table border="1"> <tr> <td>0</td><td>port is disabled</td></tr> <tr> <td>1</td><td>port is enabled</td></tr> </table> <p>(write)SetPortEnable</p> <p>The HCD sets <b>PortEnableStatus</b> by writing a '1'. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortEnableStatus</b>, but instead sets <b>ConnectStatusChange</b>. This informs the driver that it attempted to enable a disconnected Port.</p> | 0 | port is disabled      | 1 | port is enabled   |
| 0 | port is disabled      |     |     |  |   |                       |   |                   |
| 1 | port is enabled       |     |     |  |   |                       |   |                   |
| 0 | R/W                   | R/W | 0x0 | <p>(read)CurrentConnectStatus</p> <p>This bit reflects the current state of the downstream port.</p> <table border="1"> <tr> <td>0</td><td>No device connected</td></tr> <tr> <td>1</td><td>Device connected</td></tr> </table> <p>(write)ClearPortEnable</p> <p>The HCD writes a '1' to clear the PortEnableStatus bit. Writing '0' has no effect. The CurrentConnectStatus is not affected by any write.</p>   | 0 | No device connected   | 1 | Device connected  |
| 0 | No device connected   |     |     |  |   |                       |   |                   |
| 1 | Device connected      |     |     |  |   |                       |   |                   |

|  |  |  |  |   |
|--|--|--|--|---|
|  |  |  |  | Note: This bit is always read '1' when the attached device is nonremovable(DeviceRemoveable[NumberDownstreamPort]). |
|--|--|--|--|---|

## USB Host Special Requirement

### USB Host Clock Requirement

| Name   | Description  |
|--------|--|
| HCLK   | System clock (provided by AHB bus clock). This clock needs to be >30MHz. |
| CLK60M | Clock from PHY for HS SIE, is constant to be 60MHz.                      |
| CLK48M | Clock from PLL for FS/LS SIE, is constant to be 48MHz.                   |

## 7.7 Digital Audio Interface

### 7.7.1 Overview

The Digital Audio Interface can be configured as I2S interface or PCM interface.

When configured as I2S interface, it can support the industry standard format for I2S, left-justified, or right-justified. PCM is a standard method used to digital audio for transmission over digital communication channels.

It supports linear 13 or 16-bits linear, or 8-bit u-law or A-law companded sample formats at 8K samples/s and can receive and transmit on any selection of four of the first four slots following PCM\_SYNC.

It includes the following features:

- I2S or PCM configured by software
- Full-duplex synchronous serial interface
- Master / Slave Mode operation configured by software
- Audio data resolutions of 16, 20, 24
- I2S audio data sample rate from 8KHz to 192KHz
- I2S Data format for standard I2S, Left Justified and Right Justified
- I2S supports 2-channel output and 2-channel input
- PCM supports linear sample (8-bits or 16-bits), 8-bits u-law and A-law companded sample
- One 128x24-bits FIFO for data transmit, one 64x24-bits FIFO for data receive
- Programmable FIFO thresholds
- Interrupt and DMA support
- Two 32-bits counters for A/V sync application
- Loopback mode for test
- 2 sets of digital audio interface

### 7.7.2 Block Diagram

The digital audio interface block diagram is shown below:




Figure 7.7-1 Digital Audio Block Diagram

### 7.7.3 Digital Audio Interface Timing Diagram




Figure 7.7-2 Standard I2S Timing Diagram




Figure 7.7-3 Left-justified I2S Timing Diagram






Figure 7.7-4 Right-justified I2S Timing Diagram



PCM Long Frame SYNC Timing Diagram (8-bits Companded Sample Example)

Figure 7.7-5 PCM Long Frame SYNC Timing Diagram



PCM Short Frame SYNC Timing Diagram (16-bits sample example)

Figure 7.7-6 PCM Short Frame SYNC Timing Diagram

### 7.7.4 Digital Audio Interface Register List

| Module Name | Base Address |
|-------------|--------------|
| DA0         | 0x01C22000   |
| DA1         | 0x01C22400   |

| Register Name | Offset | Description                               |
|---------------|--------|---|
| DA_CTL        | 0x00   | Digital Audio Control Register            |
| DA_FAT0       | 0x04   | Digital Audio Format Register 0           |
| DA_FAT1       | 0x08   | Digital Audio Format Register 1           |
| DA_TXFIFO     | 0x0C   | Digital Audio TX FIFO Register            |
| DA_RXFIFO     | 0x10   | Digital Audio RX FIFO Register            |
| DA_FCTL       | 0x14   | Digital Audio FIFO Control Register       |
| DA_FSTA       | 0x18   | Digital Audio FIFO Status Register        |
| DA_INT        | 0x1C   | Digital Audio Interrupt Control Register  |
| DAISTA        | 0x20   | Digital Audio Interrupt Status Register   |
| DA_CLKD       | 0x24   | Digital Audio Clock Divide Register       |
| DA_TXCNT      | 0x28   | Digital Audio RX Sample Counter Register  |
| DA_RXCNT      | 0x2C   | Digital Audio TX Sample Counter Register  |
| DA_TXCHSEL    | 0x30   | Digital Audio TX Channel Select register  |
| DA_TXCHMAP    | 0x34   | Digital Audio TX Channel Mapping Register |
| DA_RXCHSEL    | 0x38   | Digital Audio RX Channel Select register  |
| DA_RXCHMAP    | 0x3C   | Digital Audio RX Channel Mapping Register |

## 7.7.5 Digital Audio Interface Register Description

### Digital Audio Control Register

| Offset: 0x00 |            |             | Register Name: DA_CTL<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:9         | /          | /           | /  |
| 8            | R/W        | 0           | SDO_EN<br>0: Disable<br>1: Enable  |
| 7            | /          | /           | /  |
| 6            | R/W        | 0           | ASS<br>Audio sample select when TX FIFO under run<br>0: Sending zero<br>1: Sending last audio sample                           |
| 5            | R/W        | 0           | MS<br>Master Slave Select<br>0: Master<br>1: Slave   |
| 4            | R/W        | 0           | PCM<br>0: I2S Interface<br>1: PCM Interface  |
| 3            | R/W        | 0           | LOOP<br>Loop back test<br>0: Normal mode<br>1: Loop back test<br>When set '1', connecting the SDO with the SDI in Master mode. |
| 2            | R/W        | 0           | TXEN<br>Transmitter Block Enable<br>0: Disable<br>1: Enable  |
| 1            | R/W        | 0           | RXEN<br>Receiver Block Enable<br>0: Disable<br>1: Enable   |
| 0            | R/W        | 0           | GEN<br>Globe Enable<br>A disable on this bit overrides any other block or channel enables.<br>0: Disable<br>1: Enable          |

## Digital Audio Format Register 0

| Offset: 0x04 |            |             | Register Name: DA_FAT0<br>Default Value: 0x0000_000C   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7            | R/W        | 0           | LRCP<br>Left/ Right Clock Parity<br>0: Normal<br>1: Inverted<br>In DSP/ PCM mode<br>0: MSB is available on 2nd BCLK rising edge after LRC rising edge<br>1: MSB is available on 1st BCLK rising edge after LRC rising edge |
| 6            | R/W        | 0           | BCP<br>BCLK Parity<br>0: Normal<br>1: Inverted   |
| 5:4          | R/W        | 0           | SR<br>Sample Resolution<br>00: 16-bits<br>01: 20-bits<br>10: 24-bits<br>11: Reserved   |
| 3:2          | R/W        | 3           | WSS<br>Word Select Size<br>00: 16 BCLK<br>01: 20 BCLK<br>10: 24 BCLK<br>11: 32 BCLK  |
| 1:0          | R/W        | 0           | FMT<br>Serial Data Format<br>00: Standard I2S Format<br>01: Left Justified Format<br>10: Right Justified Format<br>11: Reserved  |

## Digital Audio Format Register 1

| Offset: 0x08 |            |             | Register Name: DA_FAT1<br>Default Value: 0x0000_4020 |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |

|       |     |   |  |
|-------|-----|---|--|
| 31:15 | /   | / | /  |
| 14:12 | R/W | 4 | PCM_SYNC_PERIOD<br>PCM SYNC Period Clock Number<br>000: 16 BCLK period<br>001: 32 BCLK period<br>010: 64 BCLK period<br>011: 128 BCLK period<br>100: 256 BCLK period<br>Others : Reserved  |
| 11    | R/W | 0 | PCM_SYNC_OUT<br>PCM Sync Out<br>0: Enable PCM_SYNC output in Master mode<br>1: Suppress PCM_SYNC whilst keeping PCM_CLK running.<br>Some Codec utilize this to enter a low power state.  |
| 10    | R/W | 0 | PCM Out Mute<br>Write 1 force PCM_OUT to 0   |
| 9     | R/W | 0 | MLS<br>MSB / LSB First Select<br>0: MSB First<br>1: LSB First  |
| 8     | R/W | 0 | SEXT<br>Sign Extend (only for 16 bits slot)<br>0: Zeros or audio gain padding at LSB position<br>1: Sign extension at MSB position<br>When writing the bit is 0, the unused bits are audio gain for 13-bit linear sample and zeros padding for 8-bit companding sample.<br>When writing the bit is 1, the unused bits are both sign extension. |
| 7:6   | R/W | 0 | SI<br>Slot Index<br>00: the 1st slot<br>01: the 2nd slot<br>10: the 3rd slot<br>11: the 4th slot   |
| 5     | R/W | 1 | SW<br>Slot Width<br>0: 8 clocks width<br>1: 16 clocks width<br>Notes: For A-law or u-law PCM sample, if this bit is set to 1, eight zero bits are following with PCM sample.   |
| 4     | R/W | 0 | SSYNC<br>Short Sync Select<br>0: Long Frame Sync   |

|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 1: Short Frame Sync<br>It should be set '1' for 8 clocks width slot.   |
| 3:2 | R/W | 0 | RX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law |
| 1:0 | R/W | 0 | TX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law |

## Digital Audio TX FIFO register

| Offset: 0x0C |            |             | Register Name: DA_TXFIFO<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:0         | W          | 0           | TX_DATA<br>TX Sample<br>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample. |

## Digital Audio RX FIFO register

| Offset: 0x10 |            |             | Register Name: DA_RXFIFO<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R          | 0           | RX_DATA<br>RX Sample<br>Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample. |

## Digital Audio FIFO Control Register

| Offset: 0x14 |            |             | Register Name: DA_FCTL<br>Default Value: 0x0004_00F0 |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31           | R/W        | 0           | FIFOSRC<br>TX FIFO source select                     |

|       |     |    |   |
|-------|-----|----|---|
|       |     |    | 0: APB bus<br>1: Analog Audio CODEC   |
| 30:26 | /   | /  | /   |
| 25    | R/W | 0  | FTX<br>Write '1' to flush TX FIFO, self clear to '0'.   |
| 24    | R/W | 0  | FRX<br>Write '1' to flush RX FIFO, self clear to '0'.   |
| 23:19 | /   | /  | /   |
| 18:12 | R/W | 40 | TXTL<br>TX FIFO Empty Trigger Level<br>Interrupt and DMA request trigger level for TXFIFO normal condition<br>Trigger Level = TXTL  |
| 11:10 | /   | /  | /   |
| 9:4   | R/W | F  | RXTL<br>RX FIFO Trigger Level<br>Interrupt and DMA request trigger level for RXFIFO normal condition<br>Trigger Level = RXTL + 1  |
| 3     | /   | /  | /   |
| 2     | R/W | 0  | TXIM<br>TX FIFO Input Mode (Mode 0, 1)<br>0: Valid data at the MSB of TXFIFO register<br>1: Valid data at the LSB of TXFIFO register<br>Example for 20-bits transmitted audio sample:<br>Mode 0: FIFO_I[23:0] = {4'h0, TXFIFO[31:12]}<br>Mode 1: FIFO_I[23:0] = {4'h0, TXFIFO[19:0]}  |
| 1:0   | R/W | 0  | RXOM<br>RX FIFO Output Mode (Mode 0, 1, 2, 3)<br>00: Expanding '0' at LSB of DA_RXFIFO register.<br>01: Expanding received sample sign bit at MSB of DA_RXFIFO register.<br>10: Truncating received samples at high half-word of DA_RXFIFO register and low half-word of DA_RXFIFO register is filled by '0'.<br>11: Truncating received samples at low half-word of DA_RXFIFO register and high half-word of DA_RXFIFO register is expanded by its sign bit.<br>Example for 20-bits received audio sample:<br>Mode 0: RXFIFO[31:0] = {FIFO_O[19:0], 12'h0}<br>Mode 1: RXFIFO[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}<br>Mode 2: RXFIFO[31:0] = {FIFO_O[19:4], 16'h0}<br>Mode 3: RXFIFO[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]} |

## Digital Audio FIFO Status Register

| Offset: 0x18               |            |             | Register Name: DA_FSTA  |
|----------------------------|------------|-------------|---|
| Default Value: 0x1080_0000 |            |             |   |
| Bit                        | Read/Write | Default/Hex | Description   |
| 31:29                      | /          | /           | /   |
| 28                         | R          | 1           | TXE<br>TX FIFO Empty<br>0: No room for new sample in TX FIFO<br>1: More than one room for new sample in TX FIFO (>= 1 word) |
| 27:24                      | /          | /           | /   |
| 23:16                      | R          | 80          | TXE_CNT<br>TX FIFO Empty Space Word Counter   |
| 15:9                       | /          | /           | /   |
| 8                          | R          | 0           | RXA<br>RX FIFO Available<br>0: No available data in RX FIFO<br>1: More than one sample in RX FIFO (>= 1 word)               |
| 7                          | /          | /           | /   |
| 6:0                        | R          | 0           | RXA_CNT<br>RX FIFO Available Sample Word Counter  |

## Digital Audio DMA & Interrupt Control Register

| Offset: 0x1C               |            |             | Register Name: DA_INT   |
|----------------------------|------------|-------------|---|
| Default Value: 0x0000_0000 |            |             |   |
| Bit                        | Read/Write | Default/Hex | Description   |
| 31:8                       | /          | /           | /   |
| 7                          | R/W        | 0           | TX_DRQ<br>TX FIFO Empty DRQ Enable<br>0: Disable<br>1: Enable   |
| 6                          | R/W        | 0           | TXUI_EN<br>TX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 5                          | R/W        | 0           | TXOI_EN<br>TX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable<br>When set to '1', an interrupt happens when writing new audio data if TX FIFO is full. |

|   |     |   |   |
|---|-----|---|---|
| 4 | R/W | 0 | TXEI_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable  |
| 3 | R/W | 0 | RX_DRQ<br>RX FIFO Data Available DRQ Enable<br>0: Disable<br>1: Enable<br>When set to '1', RXFIFO DMA Request line is asserted if Data is available in RX FIFO. |
| 2 | R/W | 0 | RXUI_EN<br>RX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 1 | R/W | 0 | RXOI_EN<br>RX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable  |
| 0 | R/W | 0 | RXAI_EN<br>RX FIFO Data Available Interrupt Enable<br>0: Disable<br>1: Enable   |

## Digital Audio Interrupt Status Register

| Offset: 0x20 |            |             | Register Name: DAISTA<br>Default Value: 0x0000_0010  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:7         | /          | /           | /  |
| 6            | R/W        | 0           | TXU_INT<br>TX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Under run Pending Interrupt   |
| 5            | R/W        | 0           | TXO_INT<br>TX FIFO Overrun Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Overrun Pending Interrupt<br>Write '1' to clear this interrupt  |
| 4            | R/W        | 1           | TXE_INT<br>TX FIFO Empty Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Empty Pending Interrupt<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |

|     |     |   |  |
|-----|-----|---|--|
| 3:2 | /   | / | /  |
| 2   | R/W | 0 | <p>RXU_INT<br/>RX FIFO Under run Pending Interrupt<br/>0: No Pending Interrupt<br/>1:FIFO Under run Pending Interrupt<br/>Write 1 to clear this interrupt</p>  |
| 1   | R/W | 0 | <p>RXO_INT<br/>RX FIFO Overrun Pending Interrupt<br/>0: No Pending IRQ<br/>1: FIFO Overrun Pending IRQ<br/>Write '1' to clear this interrupt</p>   |
| 0   | R/W | 0 | <p>RXA_INT<br/>RX FIFO Data Available Pending Interrupt<br/>0: No Pending IRQ<br/>1: Data Available Pending IRQ<br/>Write '1' to clear this interrupt or automatic clear if interrupt condition fails.</p> |

## Digital Audio Clock Divide Register

| Offset: 0x24 |            |             | Register Name: DA_CLKD<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7            | R/W        | 0           | <p>MCLKO_EN<br/>0: Disable MCLK Output<br/>1: Enable MCLK Output<br/>Notes: Whether in Slave or Master mode, when this bit is set to 1, MCLK should be output.</p>   |
| 6:4          | R/W        | 0           | <p>BCLKDIV<br/>BCLK Divide Ratio from MCLK<br/>000: Divide by 2 (BCLK = MCLK/2)<br/>001: Divide by 4<br/>010: Divide by 6<br/>011: Divide by 8<br/>100: Divide by 12<br/>101: Divide by 16<br/>110: Divide by 32<br/>111: Divide by 64</p> |
| 3:0          | R/W        | 0           | <p>MCLKDIV<br/>MCLK Divide Ratio from Audio PLL Output<br/>0000: Divide by 1<br/>0001: Divide by 2<br/>0010: Divide by 4</p>   |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | 0011: Divide by 6<br>0100: Divide by 8<br>0101: Divide by 12<br>0110: Divide by 16<br>0111: Divide by 24<br>1000: Divide by 32<br>1001: Divide by 48<br>1010: Divide by 64<br>Others : Reserved |  |
|--|--|--|---|--|

## Digital Audio TX Counter register

| Offset: 0x28 |            |             | Register Name: DA_TXCNT<br>Default Value: 0x0000_0000   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:0         | R/W        | 0           | <b>TX_CNT</b><br>TX Sample Counter<br>The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |

## Digital Audio RX Counter register

| Offset: 0x2C |            |             | Register Name: DA_RXCNT<br>Default Value: 0x0000_0000  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:0         | R/W        | 0           | <b>RX_CNT</b><br>RX Sample Counter<br>The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |

## Digital Audio TX Channel Select register

| Offset: 0x30 |            |             | Register Name: DA_TXCHSEL<br>Default Value: 0x0000_0001 |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:3         | /          | /           | /   |

|     |     |   |   |
|-----|-----|---|---|
|     |     |   | TX_CHSEL<br>TX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch |
| 2:0 | R/W | 1 |   |

## Digital Audio TX Channel Mapping Register

| Offset: 0x34 |            |             | Register Name: DA_TXCHMAP<br>Default Value: 0x7654_3210   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:15        | /          | /           | /   |
| 14:12        | R/W        | 3           | TX_CH3_MAP<br>TX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 11           | /          | /           | /   |
| 10:8         | R/W        | 2           | TX_CH2_MAP<br>TX Channel2 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 7            | /          | /           | /   |
| 6:4          | R/W        | 1           | TX_CH1_MAP<br>TX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample                                |

|     |     |   |   |
|-----|-----|---|---|
|     |     |   | 111: 8 <sup>th</sup> sample   |
| 3   | /   | / | /   |
| 2:0 | R/W | 0 | TX_CH0_MAP<br>TX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |

## Digital Audio RX Channel Select register

| Offset: 0x38 |            |             | Register Name: DA_RXCHSEL<br>Default Value: 0x0000_0001                                       |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:3         | /          | /           | /   |
| 2:0          | R/W        | 1           | RX_CHSEL<br>RX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch<br>Others: Reserved |

## Digital Audio RX Channel Mapping Register

| Offset: 0x3C |            |             | Register Name: DA_RXCHMAP<br>Default Value: 0x0000_3210   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:15        | /          | /           | /   |
| 14:12        | R/W        | 3           | RX_CH3_MAP<br>RX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 11           | /          | /           | /   |
| 10:8         | R/W        | 2           | RX_CH2_MAP<br>RX Channel2 Mapping<br>000: 1 <sup>st</sup> sample  |

|     |     |   |   |
|-----|-----|---|---|
|     |     |   | 001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved   |
| 7   | /   | / | /   |
| 6:4 | R/W | 1 | RX_CH1_MAP<br>RX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 3   | /   | / | /   |
| 2:0 | R/W | 0 | RX_CH0_MAP<br>RX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |

## 7.7.6 Digital Audio Interface Special Requirement

### Digital Audio Interface Pin List

| Port Name | Width | Direction(M) | Description                           |
|-----------|-------|--------------|---------------------------------------|
| DA_BCLK   | 1     | IN/OUT       | Digital Audio Serial Clock            |
| DA_LRC    | 1     | IN/OUT       | Digital Audio Sample Rate Clock/ Sync |
| DA_SDO    | 1     | OUT          | Digital Audio Serial Data Output      |
| DA_SDI    | 1     | IN           | Digital Audio Serial Data Input       |

### Digital Audio Interface MCLK and BCLK

The Digital Audio Interface can support sampling rates from 128fs to 768fs, where fs is the audio sampling frequency typically 32kHz, 44.1kHz, 48kHz or 96kHz. For different sampling frequency, the tables list the coefficient value of MCLKDIV and BCLKDIV.

| Sampling Rate(kHz) | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|--------------------|-------|-------|-------|-------|-------|-------|
| 8                  | 24    | 16    | 12    | 8     | 6     | 4     |
| 16                 | 12    | 8     | 6     | 4     | X     | 2     |
| 32                 | 6     | 4     | X     | 2     | X     | 1     |
| 64                 | X     | 2     | X     | 1     | X     | X     |
| 128                | X     | 1     | X     | X     | X     | X     |
| 12                 | 16    | X     | 8     | X     | 4     | X     |
| 24                 | 8     | X     | 4     | X     | 2     | X     |
| 48                 | 4     | X     | 2     | X     | 1     | X     |
| 96                 | 2     | X     | 1     | X     | X     | X     |
| 192                | 1     | X     | X     | X     | X     | X     |

MCLKDIV value for 24.576MHz Audio Serial Frequency

| Sampling Rate (kHz) | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|---------------------|-------|-------|-------|-------|-------|-------|
| 11.025              | 16    | X     | 8     | X     | 4     | X     |
| 22.05               | 8     | X     | 4     | X     | 2     | X     |
| 44.1                | 4     | X     | 2     | X     | 1     | X     |
| 88.2                | 2     | X     | 1     | X     | X     | X     |
| 176.4               | 1     | X     | X     | X     | X     | X     |

MCLKDIV value for 22.5792 MHz Audio Serial Frequency

| Word Select Size | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|------------------|-------|-------|-------|-------|-------|-------|
| 16               | 4     | 6     | 8     | 12    | 16    | X     |
| 24               | X     | 4     | X     | 8     | X     | 16    |

|    |   |   |   |   |   |    |
|----|---|---|---|---|---|----|
| 32 | 2 | X | 4 | 6 | 8 | 12 |
|----|---|---|---|---|---|----|

BCLKDIV value for Different Word Select Size

## Digital Audio Interface Clock Source and Frequency

There are two clocks for Digital Audio Interface. One is from APB bus and one is from Audio PLL.

| Name      | Description  |
|-----------|--|
| Audio_PLL | 24.576Mhz or 22.528Mhz generated by Audio PLL  |
| APB_CLK   | APB bus system clock. In I2S mode, it is requested $\geq 0.25$ BCLK. In PCM mode, it is requested $\geq 0.5$ BCLK. |

## 7.8 Reduced Serial Bus

### 7.8.1 Overview

The RSB™ (Reduced Serial Bus) is a push-pull two wire bus developed by Allwinner Technology that supports multiple devices. It supports speed up to 20MHz.

It features:

- Support industry-standard AMBA Peripheral Bus (APB) and it is fully compliant with the AMBA Specification, Revision 2.0.
- Support speed up to 20MHz with lower power consumption
- Support Push-Pull bus
- Support Host mode
- Support multiple devices
- Support programmable output delay of CD signal
- Support parity check for address and data transmission

### 7.8.2 RSB Bus Topology

The bus topology is showed below:




Figure 7.8-1 RSB Bus Topology

# Allwinner A33 User Manual

## Errata Notice

This section contains all errata known at the date of issue in supported releases up to and including revision 1.0 of Allwinner A33 user manual.

It describes errata categorised by level of severity, which are:

**Category 1** Behavior that is impossible to work around and that severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.

**Category 2** Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications.

**Category 3** Behavior that was not the originally intended behavior but should not cause any problems in applications.

## Errata: Category 1

There are no errata in this category.

## Errata: Category 2

There are no errata in this category

## Errata: Category 3

There are no errata in this category.

## Glossary

### A

|     |                              |   |
|-----|------------------------------|---|
| AES | Advanced Encryption Standard | A specification for the encryption of electronic data established by the U.S. National Institute of Standards and Technology (NIST) in 2001   |
| AGC | Automatic Gain Control       | An adaptive system found in electronic devices that automatically controls the gain of a signal: the average output signal level is fed back to adjust the gain to an appropriate level for a range of input signal levels. |
| AHB | AMBA High-speed Bus          | A bus protocol introduced in Advanced Microcontroller Bus Architecture version 2 published by ARM Ltd company   |
| APB | Advanced Peripheral Bus      | APB is designed for low bandwidth control accesses, which has an address and data phase similar to AHB, but a much reduced, low complexity signal list (for example no bursts).   |
| AVS | Audio Video Standard         | A compression standard for digital audio and video  |

### C

|     |                         |   |
|-----|-------------------------|---|
| CIR | Consumer IR             | The CIR (Consumer IR) interface is used for remote control through infra-red light  |
| CRC | Cyclic Redundancy Check | A type of hash function used to produce a checksum in order to detect errors in data storage or transmission  |
| CSI | CMOS Sensor Interface   | The hardware block that interfaces with different image sensor interfaces and provides a standard output that can be used for subsequent image processing |

### D

|     |                          |  |
|-----|--------------------------|--|
| DES | Data Encryption Standard | A previously predominant algorithm for the encryption of electronic data |
|-----|--------------------------|--|

|          |                                       |   |
|----------|---------------------------------------|---|
| DEU      | Detail Enhancement Unit               | A unit used for display engine frontend data post-processing  |
| DLL      | Delay-Locked Loop                     | A digital circuit similar to a phase-locked loop (PLL), with the main difference being the absence of an internal voltage-controlled oscillator, replaced by a delay line   |
| DRC      | Dynamic Range Compression             | It reduces the volume of loud sounds or amplifies quiet sounds by narrowing or "compressing" an audio signal's dynamic range.   |
| DVFS     | Dynamic Voltage and Frequency Scaling | Dynamic voltage scaling is a power management technique where the voltage used in a component is increased or decreased, depending on circumstances. Dynamic frequency scaling is a technique whereby the frequency of a microprocessor can be automatically adjusted on the fly so that the power consumption or heat generated by the chip can be reduced. These two are often used together to save power in mobile devices. |
| <b>E</b> |                                       |   |
| EHCI     | Enhanced Host Controller Interface    | The register-level interface for a Host Controller for the USB Revision 2.0.  |
| eMMC     | Embedded Multi-Media Card             | An architecture consisting of an embedded storage solution with MMC interface, flash memory and controller, all in a small BGA package  |
| <b>F</b> |                                       |   |
| FBGA     | Fine Ball Grid Array                  | FBGA is based on BGA technology, but comes with thinner contacts and is mainly used in SoC design   |
| <b>G</b> |                                       |   |
| GIC      | Generic Interrupt Controller          | A centralized resource for supporting and managing interrupts in a system that includes at least one processor  |
| <b>I</b> |                                       |   |

|          |  |   |
|----------|--|---|
| IEP      | Image Enhancement Processor                | A unit used for the improvement of digital image quality, including DEU, DRC, SAT.  |
| I2S      | IIS  | An electrical serial bus interface standard used for connecting digital audio devices together  |
| <b>L</b> |  |   |
| LSB      | Least Significant Bit                      | The bit position in a binary integer giving the units value, that is, determining whether the number is even or odd. It is sometimes referred to as the right-most bit, due to the convention in positional notation of writing less significant digits further to the right. |
| KEYADC   | Low Resolution Analog to Digital Converter | A module which can transfer analog signals to digital signals   |
| <b>M</b> |  |   |
| MIPI DSI | MIPI Display Serial Interface              | A specification by the Mobile Industry Processor Interface (MIPI) Alliance aimed at reducing the cost of display sub-systems in a mobile device   |
| MSB      | Most Significant Bit                       | The bit position in a binary number having the greatest value, which is sometimes referred to as the left-most bit due to the convention in positional notation of writing more significant digits further to the left  |
| <b>N</b> |  |   |
| NTSC     | National Television System Committee       | An analog television system that is used in most of North America, and many other countries   |
| <b>O</b> |  |   |
| OHCI     | Open Host Controller Interface             | A register-level interface that enables a host controller for USB or FireWire hardware to communicate with a host controller driver in software   |

|          |                        |   |  |
|----------|------------------------|---|--|
| OSD      | On-Screen Display      | A feature of visual devices like VCRs and DVD players that displays program, position, and setting data on a connected TV or computer display   |  |
| <b>P</b> |                        |   |  |
| PAL      | Phase Alternating Line | An analogue television color encoding system used in broadcast television systems in many countries   |  |
| <b>R</b> |                        |   |  |
| PCM      | Pulse Code Modulation  | A method used to digitally represent sampled analog signals   |  |
| PID      | Packet Identifier      | Each table or elementary stream in a transport stream is identified by a 13-bit packet ID (PID). A demultiplexer extracts elementary streams from the transport stream in part by looking for packets identified by the same PID. |  |
| <b>S</b> |                        |   |  |
| SPI      | Synchronous Interface  | Peripheral  | A synchronous serial data link standard named by Motorola that operates in full duplex mode. Devices communicate in master/slave mode where the master device initiates the data frame |
| <b>T</b> |                        |   |  |
| TP       | Touch Panel            | A human-machine interactive interface   |  |
| TS       | Transport Stream       | A data stream defined by ISO13818-1, which consists of one or more programs with video and audio data.  |  |

U

|         |                                       |  |
|---------|---------------------------------------|--|
| USB DRD | Universal Serial Bus Dual-Role-Device | A dual-role controller, which supports both Host and Device functions and is fully compliant with the On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0a |
|---------|---------------------------------------|--|

## How To Reach Us

Allwinner Website

[www.allwinnertech.com](http://www.allwinnertech.com)

For Service:

[service@allwinnertech.com](mailto:service@allwinnertech.com)